Integrated approach for efficient power consumption and resource allocation in MIMO-OFDMA
Abstract
The growing interest towards wireless communication advancement with smart devices has provided the desired throughput of wireless communication mechanisms. But, attaining high-speed data packets amenities is the biggest issue in different multimedia applications. Recently, OFDM has come up with the useful features for wireless communication however it faces interference issues at carrier level (intercarrier interferences). To resolve these interference issues in OFDM, various existing mechanisms were utilized cyclic prefix, but it leads to redundancy in transmitted data. Also, the transmission of this redundant data can take some more power and bandwidth. All these limitations factors can be removed from a parallel cancellation mechanism. The integration of parallel cancellation and Convolution Viterbi encoding and decoding in MIMO-OFDMA will be an effective solution to have high data rate which also associations with the benefits of both the architectures of MIMO and OFDMA modulation approaches. This paper deals with this integrated mechanism for efficient resource allocation and power consumption. For performance analysis, MIMO-OFDMA system is analyzed with three different approaches likeMIMO-OFDM system without parallel cancellation (MIMO-OFDMA-WPC), MIMO-OFDMA System with parallel cancellation (MIMO-OFDMA-PC) and proposed IMO-OFDMA system with parallel cancellation and Convolution Viterbi encoding/decoding (pMIMO-OFDMA-PC &CVed) for 4x4 transmitter and receiver. Through performance analysis, it is found that the proposed system achieved better resource allocation (bandwidth) with high data rate by minimized BER rate and achieved least power consumption with least BER.
Keywords
bit error rate (BER); convolution encoder; parallel cancellation; power consumption; resource allocation; signal to noise ratio (SNR); viterbi decoding;
Full Text:
PDFDOI: http://doi.org/10.11591/ijece.v10i2.pp2069-2076
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).