Abbas, Hayder M., University of Technology, Iraq

• Vol 10, No 6: December 2020 - Telecommunication_and_Information_Technology_II
  Design and implementation of proposed 320 bit RC6-cascaded encryption/decryption cores on altera FPGA
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).