P., Anita, Visvesvaraya Technological University, India

• Vol 11, No 5: October 2021 - Circuits and Electronics
  High performance modified bit-vector based packet classification module on low-cost FPGA
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).