Boudaoud, A., Hassan I University, Settat, Morocco, Morocco

• Vol 7, No 4: August 2017 - Circuits and Electronics
  VHDL Design and FPGA Implementation of a High Data Rate Turbo Decoder based on Majority Logic Codes
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).