Low Common-Mode Gain Instrumentation Amplifier Architecture Insensitive to Resistor Mismatches
Abstract
In this paper, an instrumentation amplifier architecture for biological
signal is proposed. First stage of conventional IA architecture was modified
by using fully balanced differential difference amplifier and evaluated by
using 1P 2M 0.6μm CMOS process. From HSPICE simulation result, lower
common-mode voltage can be achieved by proposed IA architecture.
Actual fabrication was done and six chips were evaluated. From the evaluation result, average common-mode gain of proposed IA architecture
is 10.84 dB lower than that of conventional one without requiring
well-matched resistors. Therefore, the proposed IA architecture
is suitable for biological signal processing.
signal is proposed. First stage of conventional IA architecture was modified
by using fully balanced differential difference amplifier and evaluated by
using 1P 2M 0.6μm CMOS process. From HSPICE simulation result, lower
common-mode voltage can be achieved by proposed IA architecture.
Actual fabrication was done and six chips were evaluated. From the evaluation result, average common-mode gain of proposed IA architecture
is 10.84 dB lower than that of conventional one without requiring
well-matched resistors. Therefore, the proposed IA architecture
is suitable for biological signal processing.
Keywords
instrumentation amplifier; differential difference amplifier; resistor mismatches; common-mode voltage; biological signal
Full Text:
PDFDOI: http://doi.org/10.11591/ijece.v6i6.pp3247-3254
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).