Text encryption using secure and expeditious multiprocessing SerpentCTR using logistic map

Huwaida T. Elshoush, Duaa M. Ahmed, Abdalmajid A. Ishag, Muawia A. Elsadig, Abdelrahman Altigani

Abstract


Unarguably performance is a critical factor to the success of any cipher. Al-Beit Serpent is more secure than advanced encryption standard (AES), it faces limitations such as speed and memory requirement. Hence, this paper proffers a text encryption method S  that ameliorates the performance by running Serpent in parallel using the counter (CTR) encryption mode and further enhances the security by generating sub-keys for each block using logistic map. The intricate logistic map generated keys adds robustness to the proposed algorithm. Comprehensive experiments using Python 3.9 on commonly used metrics verify the efficacy of the proposed method in terms of execution time, central processing unit (CPU) usage, security analysis including key space, strict avalanche effect and its randomness. The encryption/decryption reduction rate reached up to 80.81%. It is worthy of note that it is effectually resistant to brute force attacks having a large key space in addition to its dependency on the number of blocks besides the randomly generated keys. The enhanced Serpent was examined using the statistical test suite (STS) recommended by the National Institute of Standards and Technology (NIST) and verified its randomness by passing all tests. Furthermore, it efficaciously resisted statistical analysis, particularly histogram and correlation coefficient analysis. Moreover, it prevails over current methods when juxtaposed with them in terms of performance, key space, key sensitivity, avalanche effect, histogram analysis and correlation coefficient, ergo affirming its efficiency.

Keywords


Cryptography; CTR mode; Logistic map; Multiprocessing; Parallel computing; Serpent; Text encryption

Full Text:

PDF


DOI: http://doi.org/10.11591/ijece.v14i6.pp6753-6772

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).