Lalitha, M. Padma, Annamacharya Institute of Technology and Sciences, Rajampet, India

• Vol 3, No 6: December 2013 - Special_Invitation
  Siting and Sizing of DG for Loss Reduction and Voltage Sag Mitigation in RDS Using ABC Algorithm
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).