Jung, Hakkee, Kunsan National University, Korea, Republic of

• Vol 8, No 2: April 2018 - Special_Invitation
  Centeral Electric Field and Threshold Voltage in Accumulation Mode Junctionless Cylindrical Surrounding Gate MOSFET
  Abstract  PDF
• Vol 9, No 1: February 2019 - Circuits and Electronics
  Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
  Abstract  PDF
• Vol 10, No 2: April 2020 - Circuits and Electronics
  SPICE model of drain induced barrier lowering in sub-10 nm junctionless cylindrical surrounding gate MOSFET
  Abstract  PDF
• Vol 10, No 2: April 2020 - Electronics_Engineering_II
  Subthreshold swing model using scale length for sub-10 nm junction-based double-gate MOSFETs
  Abstract  PDF
• Vol 11, No 1: February 2021 - Circuits and Electronics
  Analysis of subthreshold swing in junctionless double gate MOSFET using stacked high-k gate oxide
  Abstract  PDF
• Vol 11, No 1: February 2021 - Circuits and Electronics
  Relationship of drain induced barrier lowering and top/bottom gate oxide thickness in asymmetric junctionless double gate MOSFET
  Abstract  PDF
• Vol 11, No 5: October 2021 - Circuits and Electronics
  Analysis of on-off current ratio in asymmetrical junctionless double gate MOSFET using high-k dielectric materials
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).