Position and speed optimization of servo motor control through FPGA

Ahmed R. Ajel, Huda M. Abdul Abbas, Mohannad Jabbar Mnati


We have put our model in this paper in which we will be controlling the speed and direction of the servomotor through FPGA. So, as to guarantee the precision from the check control procedure, we have made a project in which the document provides the control plane associated with servo motor depending on Altera DE1 board gentle primary processor as program controller. The system utilizes FPGA since the primary gadget, as well as within the Quartus II 10.0 software program atmosphere. The associated control components aremade to type a good executable control program in which speed and direction will be controlled the servo motor performance. The particular handle signs from your handle method are usually separated and amplified which results in the push to appreciate the particular handle with the servo motor. Based on the features associated with Altera, it is expounded through 2 facets of equipment’s hardware as well as a software program that supplies an answer for that style associated with the servo control system. This particular document utilizes the actual PID control formula to manage the actual common screening device to attain versatile as well as precise control reasons. The actual equipment execution from the PID control formula is put in place through FPGA; precise as well as effective control program is built to enhance the speed and performance of the servomotor through FPGA.


Speed control, Position control, Optimization, Servo Motor, FPGA, Quartus II, Altera DE1 board


X. S. Li, et al., "Analysis and Simplification of Three-Dimensional Space Vector PWM for Three-Phase Four-Leg Inverters," IEEE Transactions on Industrial Electronics, vol. 58, pp. 450-464, Feb 2011.

R. Arulmozhiyal and K. Baskaran, "Implementation of a Fuzzy PI Controller for Speed Control of Induction Motors Using FPGA," Journal of Power Electronics, vol. 10, pp. 65-71, 2010.

D. Zhang, et al., "Common Mode Circulating Current Control of Interleaved Three-Phase Two-Level Voltage-Source Converters with Discontinuous Space-Vector Modulation," 2009 IEEE Energy Conversion Congress and Exposition, Vols 1-6, pp. 3906-3912, 2009.

Z. Yinhai, et al., "A Novel SVPWM Modulation Scheme," in Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE, pp. 128-131, 2009.

SUN, K., WANG, T., WEI, H., & CHEN, Y. (2006). Summary of Embedded CPU Soft-core [J]. Computer Engineering, 7.

Yuwen Xia. (2008) Verilog Digital System Design Course. Beijing University of Aeronautics and Astronautics Press, Beijing.

Qing-qing Peng, Li-xia Di,Hui Zhang,Jie Tang, Hui Liu. (2017) Design of Image Compression of SPIHT AlgorithmCard Based on NiosⅡFire. Control & Command Control 42:174~177

Abido, A. A. "Particle swarm optimization for multimachine power systemstabilizer design." Power Engineering Society Summer Meeting IEEE, 2001.

Boerlage, Matthijs, R. Tousain, and M. Steinbuch. "Jerk derivative feedforward control for motion systems." American Control Conference IEEE, 2005.

S. Palanidoss and S. V.T., “Experimental Verification of Three phase quasi Switched Boost Inverter with an Improved PWM Control,” Int. J. Power Electron. Drive Syst., vol. 10, no. 3, p. 1500, 2019, doi: 10.11591/ijpeds.v10.i3.pp1500-1509.

F. A. Silaban, S. Budiyanto, and W. K. Raharja, “Stepper motor movement design based on FPGA,” Int. J. Electr. Comput. Eng., vol. 10, no. 1, pp. 151–159, 2020, doi: 10.11591/ijece.v10i1.pp151-159.

T. Dewi, S. Nurmaini, P. Risma, Y. Oktarina, and M. Roriz, “Inverse kinematic analysis of 4 DOF pick and place arm robot manipulator using fuzzy logic controller,” Int. J. Electr. Comput. Eng., vol. 10, no. 2, pp. 1376–1386, 2020, doi: 10.11591/ijece.v10i2.pp1376-1386

Hou Bojie, Li Xiaoqing, Zhou Yunfei and Teng Wei, The Development of Feedforward Plus PID Controller for Linear Motor, Machine Tool & Hydraulics 37(2):56-58,41, 2009.

Wang Wei, Zhang Jingtao, CHAI Tianyou, A Survey of Advanced PID Parameter Tuning Methods, ACTA AUTOMATICA SINICA 26(3):347-355, 2000.

Hu Baogang, A Study on Nonlinear PID Controllers Proportional Component Approach, ACTA AUTOMATICA SINICA 32(2):219-227, 2006.

Bai Ruilin, Jiang Lvfeng, Wang Jian, The Study of Fuzzy Self-tuning PID Controller Based on FPGA, Chinese Journal of Scientific Instrument 26(8):833-837, 2005.

A. Glumineau, M. Hamy, C. Lanier, and C. H. Moog, “Robust control of a brushless servo motor via sliding mode techniques,” Int. J. Control, vol. 58, no. 5, pp. 979–990, 1993, doi: 10.1080/00207179308923039.

N. H. Jalani, “NCTF-FL Controller for Pendulum Balancing System,” Bull. Electr. Eng. Informatics, vol. 4, no. 4, 2015, doi: 10.11591/eei.v4i4.549.

R. T. Yunardi, A. A. Firdaus, and E. I. Agustin, “Robotic leg design to analysis the human leg swing from motion capture,” Bull. Electr. Eng. Informatics, vol. 6, no. 3, pp. 256–264, 2017, doi: 10.11591/eei.v6i3.645.

A. R. Kardian, S. A. Sudiro, and S. Madenda, “Efficient implementation of mean, variance and skewness statistic formula for image processing using FPGA device,” Bull. Electr. Eng. Informatics, vol. 7, no. 3, pp. 386–392, 2018, doi: 10.11591/eei.v7i3.687.

A. Rani and N. Grover, “An enhanced FPGA based asynchronous microprocessor design using VIVADO and ISIM,” Bull. Electr. Eng. Informatics, vol. 7, no. 2, pp. 199–208, 2018, doi: 10.11591/eei.v7i2.818.

S. Sokolov, A. Zhilenkov, S. Chernyi, A. Nyrkov, and N. Glebov, “Hybrid neural networks in cyber physical system interface control systems,” Bull. Electr. Eng. Informatics, vol. 9, no. 3, pp. 1268–1275, 2020, doi: 10.11591/eei.v9i3.1293.

G. C. Cardarilli et al., “Efficient FPGA implementation of high speed digital delay for wideband beamforming using parallel architectures,” Bull. Electr. Eng. Informatics, vol. 8, no. 2, pp. 422–427, 2019, doi: 10.11591/eei.v8i2.1483.

M. A. Bin Ilyas et al., “Comparison study of 8-PPM, 8-DPIM, AND 8-RDH-PIM modulator FPGA hardware design in term of bandwidth efficiency and transmission rate,” Bull. Electr. Eng. Informatics, vol. 9, no. 2, pp. 707–715, 2020, doi: 10.11591/eei.v9i2.1871.

Z. Zulfikar, S. A. Abbasi, and A. M. Alamoud, “FPGA Realizations of Walsh Transforms for Different Transform and Word lengths into Xilinx and Altera Chips,” Int. J. Electr. Comput. Eng., vol. 8, no. 6, p. 4981, 2018, doi: 10.11591/ijece.v8i6.pp4981-4994.

DOI: http://doi.org/10.11591/ijece.v11i1.pp%25p
Total views : 0 times

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

ISSN 2088-8708, e-ISSN 2722-2578