Low Power Pesudo-Random Number Generator Based on Lemniscate Chaotic Map

Mohamed Saber Elsayes, Marwa Eid


Lemniscate Chaotic Map (LCM) has many advantages compared to different chaotic maps such as wide range of control parameters, cancelling the need for several rounds of substitutions, and providing good performance in the confusion process. The main drawback of LCM is the high power consumption of its hardware model as a result of using four Read-Only Memory (ROM) to implement the two equations of LCM. This paper provides analysis, design, and implementation of the LCM with three alternative hardware models. The paper presents a proposed low power hardware implementation of LCM called Practical Lemniscate Chaotic Map (P-LCM) by the using of trigonometric identities to reduce the complexity of the conventional model. The three different hardware models are designed using Xilinx System Generator (XSG) program with 32 bits fixed-point format and implement into the same Field Programmable gate Array (FPGA) board, Spartan-6 SLX45FGG484-3. The implementation results show a 48.3 % reduction in used resources, and a 34.6 % reduction in power consumption between the conventional LCM and proposed P-LCM. We also proposed a new pseudo number generator based on a proposed P-LCM model and provides statistical analysis to determine the randomization tests.


Chaotic map; Lemniscate chaotic map; Random Number Generator; Read only memory (ROM); FPGA



M. S. Baptista, “Cryptography with chaos”, Physics Letters, January 1998.

L. Koncarev, S. Lian, “Chaos- Based Cryptography”, Springer, 2011.

A. Lasota and M. C. Mackey, “Chaos, Fractals, and Noise: Stochastic Aspects of Dynamics". Series: Applied Mathematical Sciences, Vol. 97, 1994.

Zenner, E.: Cryptanalysis of LFSR-based pseudorandom generators—a survey. Arbeitspapier, 2004

Arnault, F., Berger, T.P., “Design and properties of a new pseudorandom generator based on a filtered FCSR automaton”, IEEE Comput. Soc., vol 54,pp 1374–1383, 2005

Alomar, S., “Method of designing generators of pseudorandom sequences for information protection based on shift register with non-linear feedback function”, J. Inf. Secur. Vol 5(4), ppt 218–227, 2014.

Xiupin Lv, Xiaofeng Liao, Bo Yang," A novel pseudo-random number generator from coupled map lattice with time-varying delay", Nonlinear Dyn, vol. 94,pp 324:341,2018.

Rezk AA, Madian AH, Radwan AG, Soliman AM. “Reconfigurable chaotic pseudo random number generator based on FPGA”, AEU-Int J Electron, vol 98, pp 174-180, 2019.

Elmanfaloty RA, Abou-Bakr E., “Random property enhancement of a 1D chaotic PRNG with finite precision implementation”, Chaos Soliton Fract, vol 144, pp118:134, 2019.

L. Gerardo De la Fraga, Torres-P_erez E, Tlelo-Cuautle E, Mancillas- L_opez C., “Hardware implementation of pseudo-random number generators based on chaotic maps”, Nonlinear Dyn, vol 90, pp 1661-1670, 2017.

Madani M, Benkhaddra I, Tanougast C, Chitroub S, Sieler L., “Digital Implementation of an Improved LTE Stream Cipher Snow-3G Based on Hyperchaotic PRNG”, Secur Commun Netw, pp1-15, 2017.

Hidayat O., Mustafa T.,"FPGA Implementations of Chaotic Quadratic Map for Cryptographic Applications", Turkish Journal of Science & Technology, Vol. 12 (2), pp 113-119, 2017.

Tuncer T. The implementation of chaos-based PUF designs in Field programmable gate array. Nonlinear Dyn, vol 86, pp 975-986, 2016.

Garcia-Bosque M, P_erez-Resa A, S_anchez-Azqueta C, Aldea C, Celma S., “Chaos-based bitwise dynamical pseudorandom number generator on FPGA”, IEEE Transactions on Instrumentation and Measurement, vol 68, pp 291-293,2019.

A. Thane and R. Chaudhari, "Hardware Design and Implementation of Pseudorandom Number Generator Using Piecewise Linear Chaotic Map," 2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Bangalore, pp. 456-459, 2018.

R. Boriga, A. Dascalescu, A. Diaconu, “A New Fast Image Encryption Scheme Based on Chaotic Maps”, International Journal of Computer science, vol 41(4), pp. 249-258, 2014.

A.C. Dăscălescu and R. Boriga, "A novel pseudo-random bit generator based on a new couple of chaotic systems", Annals of Ovidius University - Economics Sciences Series, vol. 11, no. 1, pp. 553-558, 2011.

P. A. Kumar, "FPGA Implementation of the Trigonometric Functions Using the CORDIC Algorithm," 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS), Coimbatore, India, pp. 894-900., 2019.

S. Nandi, S. Prasad, C. M. Ananda and S. S. Rekha, "Fixed point implementation of trigonometric function using Taylor's series and error characterization," 2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Jaipur, pp. 442-446., 2016.

M. Saber, M Elmasry, M eldin Abo-Elsoud, “Quadrature direct digital frequency synthesizer using FPGA” Proc. IEEE International Conference on Computer Engineering and Systems, Cairo, pp. 14-18,2006.

F. Dinechin, M. Istoan, G. Sergent,” Fixed-Point Trigonometric Functions on FPGAs”, Fourth International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, Edimburgh, United Kingdom. pp.1-6., Jun 2013.

Xilinx, Vivado " Design Suite User Guide: Model-Based DSP Design using System Generator", UG897, v2016.1 ed., Xilinx, Apr. 2018.

Sanjay Churiwala, "Designing With Xilinx FPGAs Using Vivado", Springer, 2017.

Xilinx, Inc., “Synthesis and Simulation Design Guide”, UG626 (v 14.5) December 18, 2012.

Lei Zhang, "Fixed point FPGA Model based design and optimization for Henon Map chaotic generator", IEEE 8th Latin American Symposium on Circuit & systems, Argentina, pp 1-4, Feb. 2017.

Karakaya B., Celik, Gulten A.," Realizations of Delayed Cellular Neural Network Model on FPGA", 2018 Electric Electronics, Computer Science, Biomedical Engineering's' Meeting (EBBT), 18-19 April 2018.

M. S. Azzaz, C. Tanougast, C. Sadoudi, A. Dandache, " Real time FPGA implementation of Lorenz's chaotic generator for ciphering telecommunications", Joint IEEE North East Workshop on circuits and systems and Taisa Conf. France, pp 1-4, 2009.

Jr. Cgharles, H. Roth, Lizy, K. John," Digital System Design Using VHDL, Cengage Learning. 3rd Edition, 2017.

D. Menard, G. Caffarena, J.A. Lopez, D. Novo, O. Sentieys, (2019) “Analysis of Finite Word-Length Effects in Fixed-Point Systems”, Springer Cham, 2019.

NIST, “A Statistical Test Suite for random and Pseduo-random Number Generator for Cryptographic Applications”, 2010.

Zhijuan Deng and Shaojun Zhong, ''A digital image encryption algorithm based on chaotic mapping'', Journal of Algorithms & Computational Technology, Volume 13: pp 1–11, 2019.

Zhenjun Tang,Ye Yang, Shijie Xu, Chunqiang Yu,and Xianquan Zhang, ''Image Encryption with Double Spiral Scans and Chaotic Maps'', Security and Communication Networks, Article ID 8694678, pp 1-15, Volume 2019, 2019.

Zhongyun Hua, Yicong Zhou, Hejiao Huang, '' Cosine-transform-based chaotic system for image encryption, Information Sciences, Vol. 480, pp 403–419-2019.

M.S. Azzaz, C. Tanougast, S. Sadoudi, R. Fellah, A. Dandache, “A new auto-switched chaotic system and its FPGA implementation”, Commun. Nonlinear Sci. Numer. Simul, vol 18, pp 1792-1804, 2013.

S. Sadoudi, M.S. Azzaz, M. Djeddou, M. Benssalah, “An FPGA Real-time Implementation of the Chen‟s Chaotic System for Securing Chaotic Communications”, Int. J. Nonlinear Sci, vol (7), pp 1749-3889, 2009.

L. Gerardo, E. Torres, E. Tlelo, C. Mancillas, “ Hardware Implementation of Pseudo-random number generator based on chaotic maps”, Nonlinear Dynamics, vol. 90, pp 1661-670, 2017.

DOI: http://doi.org/10.11591/ijece.v11i1.pp%25p
Total views : 0 times

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

ISSN 2088-8708, e-ISSN 2722-2578