Analysis of Subthreshold Swing in Junctionless Double Gate MOSFET Using Stacked High-k Gate Oxide

hakkee jung

Abstract


In this paper, the subthreshold swing was observed when the stacked high-k gate oxide was used for a junctionless double gate (JLDG) MOSFET. For this purpose, a subthreshold swing model was presented using the series-type potential model derived from the Poisson equation. The results of the model presented in this paper were in good agreement with the two-dimensional numerical values and those from other papers. Using this model, the variation of the subthreshold swing for the channel length, silicon thickness, gate oxide thickness, and dielectric constant of the stacked high-k material was observed using the dielectric constant as a parameter. As a result, the subthreshold swing was reduced when the high-k materials were used as the stacked gate oxide film. In the case of the asymmetric structure, the subthreshold swing can be reduced than that of the symmetric JLDG MOSFET when the dielectric constant of the bottom stacked oxide film was greater than that of the top stacked oxide film. In the case of the asymmetric structure, the subthreshold swing could be also reduced by applying the bottom gate voltage lower than the top gate voltage.

Keywords


Double gate; Junctionless; Subthreshold swing; Dielectric constant; Asymmetric

References


C. Nistor , “Samsung begins mass production of the Exynos I T200 chip for IoT use”, https://www.notebookcheck. net/Samsung-begins-mass-production-of-the-Exynos-i-T200-chip-for-IoT-use.229970.0.htmlL. 22. June 2017.

D. Schor, “VLSI 2018: Samsung’s 8 nm 8LPP, a 10 nm extention,” https://fuse.wikichip.org/news/1443/vlsi-2018- samsungs-8nm-8lpp-a-10nm-extension/ 1. July 2018.

E. Kim, “Samsung Electronics to Accelerate Investment in Semiconductors http://www.businesskorea.co.kr /news/articleView.html?idxno=37562. 1. Nov. 2019.

Y. Wang, Y. Tang, L. Sun and F. Cao, “High performance of junctionless MOSFET with asymmetric gate,” Superlattices and Microstructures, vol. 97, pp. 8-14, Sep. 2016. 10.1016/j.spmi.2016.06.003

L. Chen, M. Yeh, Y. Lin, K. Lin, M. Wu, V. Thirunavukkarasu and Y. Wu, “The Physical analysis on electrical junction of junctionless FET,” AIP ADVANCES, vol. 7, no. 2, pp. 025301-1-5, 2017. 10.1063/1.4975768

Y. H. Shin, S. Weon, D. Hong and I. Yun, “Analytical Model for Junctionless Double-Gate FET in Subthreshold Region,” IEEE Trans. Electron Devices, vol. 64, no. 4, pp. 1433-1440, April. 2017. 10.1109/TED.2017.2664825

K. E. Kaharudin, F. Salehuddin, A. S. M. Zain and A. F. Roslan, “Geometric and process design of ultra-thin junctionless double gate vertical MOSFETs,” International Journal of Electrical and Computer Engineering, vol. 9, no. 4, pp. 2863-2873, 2019. 10.11591/ijece.v9i4.pp2863-2873

Q. Xie, Z. Wang, and Y. Taur, “Analysis of Short-Channel Effects in Junctionless DG MOSFETs,” IEEE Trans. Electron Devices, vol. 64, no. 8, pp. 3511-3514, Aug. 2017. 10.1109/TED.2017.2716969

H. Jung, “Analysis of Threshold Voltage Roll-Off and Drain Induced Barrier Lowering in Junction-Based and Junctionless Double Gate MOSFET,” J. Korean Inst. Electr. Electron. Mater. Eng., vol. 32, no. 2, pp. 104-109, March 2019.

Y. Wang, Y. Tang, L. Sun, and F. Cao, “High performance of junctionless MOSFET with asymmetric gate,” Superlattices and Nicrostructures, vol. 97, pp. 8-14, Sep. 2016. 10.1016/j.spmi.2016.06.003

A. N. Moulai Khatir, A. Guen-Bouazza and B. Bouazza, “3D Simulation of Fin Geometry Influence on Corner Effect in Multifin Dual and Tri-gate SOI-FinFETs,” TELKOMNIKA Indonesian Journal of Electrical Engineering, vol. 12, no. 4, pp. 3253-3256, 2014. 10.11591/telkomnika.v12i4.4668

R. Shanker, G. Kaushal, S. Maheshwaram, S. Dasgupta, and S. K. Manhas, “A Degradation Model of Double Gate and Gate-All-Around MOSFETs With Interface Trapped Charges Including Effects of Channel Mobile Charge Carriers,” IEEE Trans. on Device and Materials Reliability, vol. 14, no. 2, pp. 689-697, June 2014, 10.1109/TDMR.2014.2310292

I. Hussain, M. Vacca, F. Riente, and M. Graziano, “A Unified Approach for Performance Degradation Analysis from Transistor to gate Level,” International Journal of Electrical and Computer Engineering, vol. 8, no. 1, pp. 412-420, 2018. 10.11591/ijece.v8i1.pp412-420

V. Kumar, R. Gupta, R. P. P. Singh and R. Vaid, “Performance Analysis of Double Gate n-FinFET Using High-k Dielectric Materials,” International Journal of Innovative Research in Science, Engineering and Technology, vol. 5, no. 7, 13242-13249, 2016. 10.15680/IJIRSET.2016.0507090

A. Balhara and D. Punia, “Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric,” International Journal of Electrical Engineering, vol. 7, no. 1, pp. 53-60, 2014.

J. Ajayan, D. Nirmal, P. Prajoon and J. C. Pravin, “Analysis of nanometer-scale InGaAs/InAs/InGaAs composite channel MOSFETs using high-k dielectric for high speed applications,” International Journal of Electronics and Communications, vol. 79, pp. 151-157, Sep. 2017. 10.1016/j.aeue.2017.06.004

S.C. Wagaj, and S. C. Patil, “Comparison study of Dual Material Gate Silicon on Insulator junctionless Transistor and with Junction Transistor for Analog Performance,” International Journal of Materials, Mechanics and Manufacturing, vol. 7, no. 3, pp. 144-149, June 2019. 10.18178/ijmmm.2019.7.3.448

V. Pathak, and G. Saini, “A Graded Channel Dual-Material Gate Junctionless MOSFET for Analog Applications,” Procedia Computer Science, vol. 125, pp. 825-831, 2018. 10.1016/ j.procs.2017.12.105

S. C. Wagaj, and S. C. Patil, “Analytical current Model for Dual Material Double Gate Junctionless Transistor,” Indonesian Journal of Electrical Engineering and Information, vol. 7, no. 3, pp. 555-563, Sep. 2019. 10.11591/ ijeei.v7i3,581

M. S. Islam, J. Afza, and S. Tarannum, “Modelling and Performance Analysis of Asymmetric Double Gate Stack-Oxide Junctionless FET in Subthreshold Region ,” International Journal of Mathematics and Computers in Simulation, vol. 11, pp. 116-120, 2017

G. L. Priya and N. B. Balamurugan, “New dual material double gate junctionless tunnel FET: Subthreshold modeling and simulation,” International Journal of Electronics and Communications, vol. 99, pp. 130-138, Feb. 2019. 10.1016/j.aeue.2018.11.037

Z. Ding, G. Hu, J. Gu, R. Liu, L. Wang, and T. Tang, “An analytic model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs,” Microelectronics J., vol. 42, no. 3, pp. 515-519, March 2011. 10.1016/j.mejo.2010.11.002

H. Jung, “Top and Bottom Gate Oxide Thicknesses Dependent Subthreshold Swing in Asymmetric Junctionless Double Gate MOSFET, ” International Journal of Electrical and Electronic Engineering & Telecommunications, vol. 8, no. 5, pp. 292-296, Sep. 2019. 10.18178/ijeetc.8.5.292-296

T. A. Oproglidis, A. Tsormpatzoglou, D. H. Tassis, T. A. Karatsori, S. Barraud, G. Ghibaudo, and C. A. Dimitriadis, “Analytical Drain Current Compact Model in the Depletion Operation Region of Short-Channel Triple-Gate Junctionless Transistors, ” IEEE Trans. Electron Devices, vol. 64, no. 1, pp. 66-72, Jan. 2017. 10.1109/TED.2016.2632753

C. Jiang, R. Liang, J. Wang, and J. Xu, “A two-dimensional analytical model for short channel junctionless double-gate MOSFETs,” AIP ADVANCES, vol. 5, no. 5, pp. 057122-1-13, May 2015. 10.1063/1.4921086




DOI: http://doi.org/10.11591/ijece.v11i1.pp%25p
Total views : 0 times


Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

ISSN 2088-8708, e-ISSN 2722-2578