An efficient hardware logarithm generator with modified quasi-symmetrical approach for digital signal processing

Minh-Hong Nguyen

Abstract


This paper presents a low-error, low-area FPGA-based hardware logarithm generator for digital signal processing systems which require high-speed, real time logarithm operations. The proposed logarithm generator employs the modified quasi-symmetrical approach for an efficient hardware implementation. The error analysis and implementation results are also presented and discussed. The achieved results show that the proposed approach can reduce the approximation error and hardware area compared with traditional methods.

Keywords


FPGA; Logarithm generator; Quasi-symetrical approach



DOI: http://doi.org/10.11591/ijece.v10i5.pp%25p
Total views : 4 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.