Multiple inputs all-optical logic gates based on nanoring insulator-metal-insulator plasmonic waveguides

Hassan Falah Fakhruldeen¹,², Tahreer Safa’a Mansour³, Feryal Ibrahim Jabbar⁴, Ahmed Alkhayyat⁵
¹Computer Techniques Engineering Department, Faculty of Information Technology, Imam Ja’afar Al-Sadiq University, Baghdad, Iraq
²Electrical Engineering Department, College of Engineering, University of Kufa, Kufa, Iraq
³Institute of Laser for Postgraduate Studies, University of Baghdad, Baghdad, Iraq
⁴Air conditioning and Refrigeration Engineering Department, Al-Mustaqbal University College, Babylon, Iraq
⁵Computer Technical Engineering Department, College of Technical Engineering, Islamic University, Najaf, Iraq

Article Info

Article history:
Received Jan 8, 2022
Revised Jul 12, 2022
Accepted Aug 7, 2022

Keywords:
All-optical logic gates
All-optical processing
Finite element method
Insulator-metal-insulator
Multiple inputs logic gates
Surface plasmon polaritons

Corresponding Author:
Hassan Falah Fakhruldeen
Computer Techniques Engineering Department, Faculty of Information Technology, Imam Ja’afar Al-Sadiq University
Baghdad, Iraq
Email: hassan.fakhruldeen@gmail.com

ABSTRACT

In this paper, we report new nanoscale plasmonic multiple inputs logic gates based on insulator-metal-insulator (IMI) nanoring waveguides. The proposed all-optical gates are numerically analyzed by the finite element method. NOT, AND, NAND, NOR, and EX-NOR all-optical logic gates were suitably designed and investigated based on the linear interface between the propagated waves through the waveguides. The operation wavelength was 1550 nm. The simulation results show that the optical transmission threshold of (0.26) which performs the operation of planned logic gates is accomplished. Moreover, simulation results show that our compact structure of all-optical logic gates may have potential applications in all-optical integrated networks.

This is an open access article under the CC BY-SA license.

1. INTRODUCTION

For years, researchers have been focusing their attention on all-optical devices in preparation for all-optical systems. To get over the constraints of conventional photonic devices such as diffraction limit, and power consumption, all-optical processing systems have been actively studied in recent years. As a result, all-optical logic gates have a low power consumption of a few microwatts and fast temporal response of a few picoseconds [1], [2]. Despite the widespread use of plasmonic in all-optical processing, several disadvantages remain, such as substantial metal resistive losses; as a result, plasmonic systems are known as lossy systems when it comes to surface plasmon polaritons (SPPs), losses limit their wave propagation length to a few nanometers or micrometers at the most [3]. Interference between waves in input and control waveguides at cavity resonance wavelengths serves as the basis for operation [4]. The phase of the incident light wave at inputs and control ports will be tuned, and the total propagation losses in each state of activation will be modified correspondingly, to realize the behavior of all-optical logic gates according to their truth tables. As a result of substantial propagation losses, if the activation states of the three inputs in an AND gate are (OFF-OFF-ON), the output state should be (OFF). There has been a slew of designs for all-optical devices in optical processing in the wake of their widespread use [5]–[9]. There are a variety of two and three input all-optical plasmonic logic gates [10]–[23]. All-optical plasmonic logic gates with three inputs have only seen a few theoretical demonstrations yet, according to our understanding. All-optical logic gates with three inputs are ultra-compact (nano-scale size) and can transmit optical signals reaching 100% in some circumstances. In
our work, we have demonstrated the maximum number (five) of three inputs all-optical logic gates. The demonstrated all-optical gates are; NOT, AND, NAND, NOR, and EX-NOR.

Here are the sections of the article’s structure: in section 2 the design and layout of the suggested structure are presented, together with the theoretical principles of operation. Part 3 presents all-optical logic gates with three inputs and simulation results. Part 4 represents the culmination of our investigation.

2. METHOD

Figure 1 depicts the suggested design of three input all-optical logic gates. The proposed structure has dimensions of (400×400) nm. Four linear waveguides (straight waveguides) and three nano-ring resonators based on plasmonic IMI technology are used in the structure. The second straight waveguide (L_{T}) is 400 nm long, while the other straight waveguides (L) are 240 nm long; the waveguide’s width (w) is 15 nm. The outer (R) and inner (r) ring resonators have radii of 40 and 25 nm, respectively. The straight waveguides and ring resonators are separated by a spacing distance (d) of 5 nm. The Johnson and Christy data model was employed in our simulation design to characterize the permittivity of the metal material, which was silver [24], and the insulator material’s refractive index (n) was 1.292. The operation wavelength of 1.550 nm was chosen for use in our proposed system due to its numerous applications in optical communications.

The effective refractive index and structural characteristics of the material dictate the resonance wavelengths of plasmonic systems [25]. The proposed gates are evaluated by considering the transmitted optical power as a function of incident wavelength, and the contrast ratio (CR) between the (ON and OFF) states. It is possible to consider the optical power transmission from the input and control ports to the output port by setting a transmission threshold of (0.26). Any transmission value larger than (0.26) is in a (logic 1) or (ON state; otherwise, it is in a (logic 0) or (OFF state). These proposed gates operate better when their contrast (extinction ratios) is higher, suggesting that they work less well when this ratio is lower. The optical transmission and contrast (extinction) ratios are explained by (1) [12] and (2) [21].

\[ T = \frac{P_{\text{out}}}{P_{\text{in}}} \quad (\text{For the two states ON and OFF of the output port}) \] (1)
Where \( P_{out} \) is the output power at the output port, while \( P_{in} \) is the input power at the incoming port, and \( T \) denotes optical transmission.

\[
\frac{ON}{OFF} \text{ Contrast (extinction) ratio (dB)} = 10 \log \left[ \frac{P_{out}(ON state)}{P_{in}(OFF state)} \right]
\]  

(2)

Where \( P_{out}(ON state) \) is the transmitted signal in ON state (logic 1), and \( P_{in}(OFF state) \) is the transmitted signal in OFF state (logic 0). The transmitted optical power can be optimized based on the proposed design parameters, and other factors such as the material’s refractive index and phase. In the proposed plasmonic gates, linear interference between waves in waveguides is used as the basis for operation. Phase and placement of active ports (input, control) influence the amount of interference between incident light waves in the near field regime, where the (SPR) is strongest. Increasing the spacing distance (d) increases transmitted power. To attain the desired activation state on the output port, the all-optical logic gate’s truth table determines how the incident wave’s phase is regulated, resulting in different total losses. The waveguide losses are described in (3) [26].

\[
T + R + A
\]  

(3)

Where \( T \) is the transmitted power, \( R \) is the reflected power, and \( A \) is the absorbed power. The reflected \( (R) \) and absorbed \( (A) \) power is taken into consideration as power losses.

3. RESULTS AND DISCUSSION

The proposed structure of multiple inputs logic gates has a total of five ports. Three ports for inputs, one for control (activation), and one for output. The inputs and activation ports’ activation statuses are controlled to provide the output port’s plasmonic logic gate functionality.

3.1. All optical AND logic gate

To implement the plasmonic AND gate functionality in our design, port 2 is regarded as the control (activation) port, ports 1, 3, and 4 are considered the input ports, and port 5 is considered the output port. According to the AND gate’s truth table, the output state is ON only when all three input states are ON. Due to the destructive interference between the light waves propagating via the active ports (input+control) as a result of the varying phase angles, the output state of this gate is always (OFF), unless when all inputs are in the (ON) state. When all input states are (ON), the constructive interference between the propagating light waves cause the normalized transmission to be as high as possible (exceeds 100%). The proposed AND gate’s transmission threshold is (0.26). The AND logic gate’s symbol and truth table are depicted in Figure 2(a). Figure 2(b) depicts the normalized transmission spectrum of the proposed plasmonic AND gate as a function of wavelength. Figures 2(c) and 2(d) illustrate the magnetic field of the proposed all-optical AND gate under various situations. The proposed AND gate’s operation is summarized in Table 1.

3.2. All optical NAND logic gate

A NAND logic gate’s output is (OFF) only when all inputs are (ON); otherwise, the output is (ON). To simulate the NAND logic gate, we use the constructive and destructive phenomena between the inputs and control ports. The input ports selected are (2 to 4), the control port is (port 1), and the output port is (port 5). The proposed NAND gate’s transmission threshold is (0.26). Figure 3(a) depicts the NAND logic gate’s symbol and truth table. As demonstrated in Figure 3(b), the suggested plasmonic NAND gate’s normalized transmission spectrum is plotted against wavelength. Figures 3(c) and 3(d) demonstrate the proposed plasmonic NAND gate’s magnetic field profile under various situations. Table 2 highlights the suggested plasmonic NAND gate’s operational data.

3.3. All optical NOR logic gate

In our suggested design, we used ports 2 to 4 as input ports and ports 1 as control (activation) ports to achieve NOR logic gate functionality. When all three input states are (OFF), the output is (ON). Because of the phase difference between the propagating light waves in the inputs and control ports, destructive interference occurs in all other input states, resulting in an output state that is (OFF). The proposed NOR gate’s transmission threshold is (0.26). Figure 4(a) depicts the NOR logic gate's symbol and truth table. Figure 4(b) shows a plot of the wavelength-dependent optical transmission spectrum of the proposed gate. A plasmonic NOR gate with different magnetic field profiles is depicted in Figures 4(c) and 4(d). Table 3 provides an overview of the plasmonic NOR gate’s functionality.
Multiple inputs all-optical logic gates based on nanoring ...

(Hassan Falah Fakhruldeen)

Figure 2. AND logic gate structure (a) symbol and truth table, (b) optical transmission as a function of wavelength at different status, (c) and (d) the magnetic field at different input states: 000 and 111 respectively.
Figure 3. NAND logic gate structure (a) symbol and truth table, (b) normalized transmission as a function of wavelength at different conditions, (c) and (d) the magnetic field profile at different input states: 000 and 111 respectively.
Figure 4. NOR logic gate structure (a) symbol and truth table, (b) normalized transmission as a function of wavelength at different statuses, (c) and (d) the magnetic field at different input states: 000 and 111 respectively.

Multiple inputs all-optical logic gates based on nanoring ... (Hassan Falah Fakhruldeen)
The constructive and destructive interference between light waves in the input and control ports is used to implement the EX gate. The transmission threshold of the proposed EX gate is (0.26).

Table 1. Specifications of the proposed all-optical AND gate

<table>
<thead>
<tr>
<th>Port 1 Input Status and (Phase°)</th>
<th>Port 3 Input Status and (Phase°)</th>
<th>Port 4 Input Status and (Phase°)</th>
<th>Port 5 Output Status</th>
<th>Optical Transmission T</th>
<th>Propagation Losses (1-T)</th>
<th>Contrast Ratio (CR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.289</td>
<td>0.111</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.626</td>
<td>0.374</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.451</td>
<td>0.549</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.857</td>
<td>0.143</td>
<td>14.6</td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.546</td>
<td>0.454</td>
<td>(dB)</td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.985</td>
<td>0.015</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.762</td>
<td>0.238</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>0.01</td>
<td>0.99</td>
<td></td>
</tr>
</tbody>
</table>

Table 2. Operation information of the proposed all-optical NAND gate

<table>
<thead>
<tr>
<th>Port 1 Input Status and (Phase°)</th>
<th>Port 3 Input Status and (Phase°)</th>
<th>Port 4 Input Status and (Phase°)</th>
<th>Port 2 Control Status and (Phase°)</th>
<th>Port 5 Output Status</th>
<th>Optical Transmission T</th>
<th>Propagation Losses (1-T)</th>
<th>Contrast Ratio (CR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.289</td>
<td>0.711</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.626</td>
<td>0.374</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.451</td>
<td>0.549</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.857</td>
<td>0.143</td>
<td>14.6</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.546</td>
<td>0.454</td>
<td>(dB)</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.985</td>
<td>0.015</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.762</td>
<td>0.238</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>0.01</td>
<td>0.99</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Specifications of the proposed all-optical NOR gate

<table>
<thead>
<tr>
<th>Port 2 Input Status and (Phase°)</th>
<th>Port 3 Input Status and (Phase°)</th>
<th>Port 4 Input Status and (Phase°)</th>
<th>Port 1 Control Status and (Phase°)</th>
<th>Port 5 Output Status and (Phase°)</th>
<th>Optical Transmission T</th>
<th>Propagation Losses (1-T)</th>
<th>Contrast Ratio (CR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>0.289</td>
<td>0.711</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.626</td>
<td>0.374</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.451</td>
<td>0.549</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.857</td>
<td>0.143</td>
<td>14.6</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.546</td>
<td>0.454</td>
<td>(dB)</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.985</td>
<td>0.015</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.762</td>
<td>0.238</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>0.01</td>
<td>0.99</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.4. All optical EX-NOR logic gate

When an even number of inputs are in the (ON) state or when all inputs are in the (OFF) state, the EX-NOR gate's output is (ON); otherwise, the output is (OFF). The input ports of our suggested EX-NOR gate are (2 to 4), the control port is (1), and the output port is (5). The constructive and destructive interference between light waves in the input and control ports is used to implement the EX-NOR gate's function. The transmission threshold of the proposed EX-NOR gate is at least (0.26).

Figure 5 shows the EX-NOR logic gate symbol and truth table of EX-NOR gate. The normalized transmission spectra of the proposed plasmonic EX-NOR gate as a function of wavelength are shown in Figure 5(a) and Figure 5(b). The magnetic profiles of the proposed EX-NOR gate at different statuses are shown in Figure 5(c) and Figure 5(d). The specifications of the proposed EX-NOR gate are presented in Table 4.

3.5. All optical NOT logic gate

Only three ports are utilized in our proposed construction to achieve the all-optical NOT gate's behavior, and the remaining two ports are not used. There are three ports: the input, the control, and the output ports. Destructive interference between input and control port signals, resulting from their different phase angles, flips the applied light wave at its output, enabling the NOT gate action. The proposed NOT gate's transmission threshold is (0.26).

Figure 6(a) depicts the NOT logic gate's symbol and truth table. Figure 6(b) depicts the proposed plasmonic NOT gate's normalized transmission spectrum as a function of wavelength. In various situations, a plasmonic NOT gate's magnetic field is depicted in Figures 6(c) and 6(d). Table 5 summarizes the operational details of the proposed plasmonic NOT gate.
Multiple inputs all-optical logic gates based on nanoring ... (Hassan Falah Fakhruldeen)
Figure 6. NOT logic gate structure (a) symbol and truth table, (b) normalized transmission as a function of wavelength at different conditions, (c) and (d) the magnetic field profile at different input states: 0 and 1 respectively.
4. CONCLUSION

In this study, five fundamental multiple-input all-optical gates were proposed and realized using two-dimensional finite element modeling (FEM). The gates that have been realized so far are the AND, NAND, NOR, XNOR, and NOT gates, among others. Constructive and destructive interference between light waves flowing through waveguides is the basis for the operation of the suggested gates. The coupling process between the structure waveguides and the ring resonators is employed to realize the proposed logic gates. The coupling operation is used to realize the plasmonic logic gates. By manipulating the positions of the input and control ports, as well as the phase of the signal propagating via these ports, the transmission of the optical signal can be regulated (either maximized or minimized). Particle all-optical gates of the suggested design are widely considered to be a fundamental component of ultra-fast all-optical integrated systems.

REFERENCES


<p>| Table 4. Specifications of the proposed all-optical EX-NOR gate |</p>
<table>
<thead>
<tr>
<th>Port 2 Input Status and Phase°</th>
<th>Port 3 Input Status and Phase°</th>
<th>Port 4 Input Status and Phase°</th>
<th>Port 1 Control Status and Phase°</th>
<th>Port 5 Output Status</th>
<th>Optical Transmission T</th>
<th>Propagation Losses (1-T)</th>
<th>Contrast Ratio (CR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.289</td>
<td>0.711</td>
<td>0.915</td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (180°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.085</td>
<td>0.915</td>
<td>0.866</td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>ON (180°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.164</td>
<td>0.836</td>
<td>2.46 (dB)</td>
</tr>
<tr>
<td>ON (180°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.857</td>
<td>0.143</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (45°)</td>
<td>OFF (0°)</td>
<td>0.114</td>
<td>0.886</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.915</td>
<td>0.015</td>
<td></td>
</tr>
<tr>
<td>ON (0°)</td>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>ON (0°)</td>
<td>0.762</td>
<td>0.238</td>
<td></td>
</tr>
<tr>
<td>OFF (0°)</td>
<td>OFF (0°)</td>
<td>ON (180°)</td>
<td>OFF (0°)</td>
<td>ON (0°)</td>
<td>0.01</td>
<td>0.99</td>
<td></td>
</tr>
</tbody>
</table>

<p>| Table 5. Specifications of the proposed all-optical NOT gate |</p>
<table>
<thead>
<tr>
<th>Port 2 Input Status and Phase°</th>
<th>Port 3</th>
<th>Port 4</th>
<th>Port 1 Control Status and Phase°</th>
<th>Port 5 Output Status</th>
<th>Optical Transmission T</th>
<th>Propagation Losses (1-T)</th>
<th>Contrast Ratio (CR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF (0°)</td>
<td>Not Used</td>
<td>Not Used</td>
<td>ON (0°)</td>
<td>ON (45°)</td>
<td>OFF (0°)</td>
<td>0.711</td>
<td>0.915</td>
</tr>
<tr>
<td>OFF (180°)</td>
<td>Not Used</td>
<td>Not Used</td>
<td>ON (0°)</td>
<td>ON (45°)</td>
<td>OFF (0°)</td>
<td>0.887</td>
<td>0.047 (dB)</td>
</tr>
</tbody>
</table>

Multiple inputs all-optical logic gates based on nanoring... (Hassan Falah Fakhruuldeen)


**BIOGRAPHIES OF AUTHORS**

Hassan Falah Fakhruldeen received the B.Eng. degree in communications engineering from Al-Furat Al-Awsat Technical University, Iraq, in 2010 and the M.S. and Ph.D. degrees in electronics and communications engineering from Baghdad University, Iraq, in 2013 and 2020, respectively. Currently, he is an Associate Professor at the Department of Electrical Engineering, University of Kufa. His research interests include photonics, optics, optical fiber communications, nano-photonic devices, plasmonic devices, optical communications, optical fiber networks, plasmonic sensors, all-optical signal processing, 5G communications, communications transmission lines, signal transmission planning, wireless networks, wireless communications, and radio over fiber communications. He can be contacted at email: hassan.fakhruldeen@gmail.com.

Tahreer Safa’a Mansour was born in Baghdad, Iraq, on July 13, 1976. She has received the bachelor’s degree from The Al-Nahrain University from the College of Communication and Electronics Engineering, Baghdad, Iraq, in 1998. She has received the master’s degree from The Al-Nahrain University from the College of Communication and Electronics Engineering, Baghdad, Iraq, in 2001. She has received a Ph.D. from Baghdad University in laser institute for postgraduate studies, 2009. Design photonic devices to enhance the performance of optical communication systems is an area of interest. She can be contacted at email: tahreer@ilps.uobaghdad.edu.iq.

Feryal Ibrahim Jabbar received a B.Eng. degree in electric power from Al-Furat Al-Awsat Technical University, Iraq, in 2008, in 2010, and the M.S. University of Mosul, Department of Electrical Engineering (2015), and PhD, (2021). Artificial Intelligent engineering from University Tun Hussein Onn Malaysia (UTHM), Department of KFEE. She is a teacher at the Department of IT, Al-Mustaqbal university college, Iraq. Her research interests include work in artificial intelligence applications and renewable energy fields. She can be contacted at email: faryal.ibrahim@mustaqbal-college.edu.iq.

Ahmed Alkhayyat received the B.Sc. degree in electrical engineering from AL KUFA University, Najaf, Iraq, in 2007, the M.Sc. degree from the Dehradun Institute of Technology, Dehradun, India, in 2010, and PhD from Cankaya University, Ankara, Turkey, in 2015. He contributed in organizing a several IEEE conferences, workshop, and special sessions. He is currently a dean of international relationship and manager of the word ranking in the Islamic university, Najaf, Iraq. To serve my community, I acted as a reviewer for several journals and conferences. His research interests include IoT in the health-care system, SDN, network coding, cognitive radio, efficient-energy routing algorithms and efficient-energy MAC protocol in cooperative wireless networks and wireless body area network, as well as cross-layer designing for self-organized network. Email: ahmedalkhayyat85@gmail.com.