Design methodology for general enhancement of a single-stage self-compensated folded-cascode operational transconductance amplifiers in 65 nm CMOS process

Hayder Khaleel AL-Qaysi, Adham Hadi Saleh, Tahreer Mahmood

Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq

Article Info

Article history:

Received Oct 10, 2021 Revised Jan 6, 2022 Accepted Mar 22, 2022

Keywords:

CMOS process Current mirror Folded cascode Frequency compensation Operational trans-conductance amplifiers

ABSTRACT

The problems resulting from the use of nano-MOSFETs in the design of operational trans-conductance amplifiers (OTAs) lead to an urgent need for new design techniques to produce high-performance metrics OTAs suitable for very high-frequency applications. In this paper, the enhancement techniques and design equations for the proposed single-stage foldedcascode operational trans-conductance amplifiers (FCOTA) are presented for the enhancement of its various performance metrics. The proposed single-stage FCOTA adopts the folded-cascode (FC) current sources with cascode current mirrors (CCMs) load. Using 65 nm complementary metaloxide semiconductor (CMOS) process from predictive technology model (PTM), the HSPICE2019-based simulation results show that the designed single-stage FCOTA can achieve a high open-loop differential-mode DC voltage gain of 65.64 dB, very high unity-gain bandwidth of 263 MHz, very high stability with phase-margin of 73°, low power dissipation of 0.97 mW, very low DC input-offset voltage of 0.14 uV, high swing-output voltages from -0.97 to 0.91 V, very low equivalent input-referred noise of 15.8 nV/ $\sqrt{\text{Hz}}$, very high common-mode rejection ratio of 190.64 dB, very high positive/negative slew-rates of 157.5/58.3 V/us, very fast settling-time of 5.1 ns, high extension input common-mode range voltages from -0.44to 1 V, and high positive/negative power-supply rejection ratios of 75.5/68.8 dB. The values of the small/large-signal figures-of-merits (FoMs) are the highest when compared to other reported FCOTAs in the literature.

This is an open access article under the <u>CC BY-SA</u> license.



Corresponding Author:

Hayder Khaleel AL-Qaysi Department of Electronic Engineering, College of Engineering, University of Diyala Diyala, Iraq Email: hay.kha.82@uodiyala.edu.iq

1. INTRODUCTION

Nowadays, high-performance metrics operational trans-conductance amplifier (OTA) circuits play an essential and irreplaceable role in many analog and mixed-signal electronics applications. These OTAs are used by circuit designers in applications of biomedical-signal processing, Internet-of things (IoT), telecommunications, signal converters (A/D and D/A), continuous-time (CT) and switched-capacitor (SC) filters, and low-drop output (LDO) voltage-regulators [1]–[12]. However, the entry of metal–oxide– semiconductor field-effect transistor (MOSFET) transistors into the nano-meter era (100 nm and less) and the accompanying reduction in geometrical sizes (aspect ratios), threshold voltages, trans-conductances and intrinsic-gains of MOSFETs and power-supply voltages (V_{DD}/V_{SS}), led to an urgent need for new design techniques to produce OTAs with high-performance metrics such as high open-loop differential-mode DC voltage gain $(A_{v,dc})$ and unity-gain bandwidth (GBW), high phase-margin (\emptyset_M) , high slew-rates (SR^{\pm}) , low settling-time (T_S) , low DC input-offset voltage $(V_{in,os})$, high swing-output voltage $(V_{out,sw})$, and low equivalent input-referred noise (*Noise*, *ir*), [13]–[17].

Recently, several enhancement techniques have been proposed in the literature to enhance the performance metrics of OTAs, such as double-path bulk-driven (BD) input stage with BD current mirror (CM) load two-stage OTA [4], double-recycling CM-based BD single-stage OTA [8], tailless BD input stage-based two-stage OTA [16], double BD flipped-voltage follower (BDFVF) current source-based two-stage BD OTA [18], and auxiliary common-mode feedback (ACMFB) amplifier in input stage-based fully-differential BD two-stage OTA [19]. These proposed techniques have enhanced some of the performance metrics of the OTAs, such as $A_{v,dc}$ and SR^{\pm} , which are useful in the field of low-frequncy applications such as biomedical applications. However, these techniques have led to an increase in the OTAs architecture complexity as they use large compensation/load capacitors, due to extra pairs of the pole and zero at the internal/output nodes, these are not useful in terms of silicon area on the chip, as well as have increased the *Noise, ir* because of the use of pMOSFETs in the input-stage [2], [5], [6], [20], [21].

Furthermore, other enhancement techniques have been proposed to enhance the performance metrics of the OTAs used in high $A_{v,dc}$ and GBW applications, such as high-swing ($V_{out,sw}$) CM-based single-stage folded cascode OTA (FCOTA) [22], high $V_{out,sw}$ CM-based two-stage FCOTA [23], quadruple-recycling (QR) single-stage FCOTA [24], and self-biasing CM-based improved nonlinear (INL) two-stage recycling folded cascode (RFC) OTA [25]. These proposed techniques have enhanced all performance metrics of the CM-based FCOTA except that the power dissipation (P_{dis}) of the two-stage FCOTA is greater than that of the single-stage FCOTA. Therefore, in order to enhance all the performance metrics of the FCOTA, including the P_{dis} , it is preferable to use a simple cascode CM (CCMs)-based single-stage FCOTA, which also provides a self-frequency compensation with load capacitor (C_L) [26]–[30].

In this paper, a design methodology that includes design techniques and equations for a low-voltage (LV) generally enhanced single-stage FCOTA with a FC current source and a simple CCMs load is presented. It presents an enhancement in the trans-conductances (g_m) , output resistance (R_{out}) , $A_{v,dc}$, GBW, SR^{\pm} , T_s , $V_{in,os}$, $V_{out,sw}$, Noise, and ir. The organization of the rest of this paper is as follows: in section 2, the description, enhancement techniques, and design equations of the proposed FCOTA are presented. HSPICE 2019 simulation-based results are presented in section 3. Finally, section 4 concludes this paper.

2. DESIGN METHODOLOGY

In this section, a brief description of the proposed FCOTA along with techniques for enhancement its various performance metrics are presented first. Then, the equations for the proposed FCOTA design are presented. This section's techniques and equations introduce essential concepts simplified for designing the proposed single-stage self-compensated FCOTA with high-performance metrics.

2.1. FCOTA description and enhancement techniques

The schematic structure of the proposed FCOTA is shown in Figure 1. This structure is favorable over RFCOTA and two-stage FCOTA for larger g_m , comparable $A_{v,dc}$, higher GBW, better $V_{out,sw}$ and input common-mode range voltage $(V_{in,cm})$, larger SR^{\pm} , better power-supply rejection ratios $(PSRR^{\pm})$ and common-mode rejection ratio (CMRR), it has a class AB (push-pull) output.



Figure 1. The proposed FCOTA

Design methodology for general enhancement of a single-stage ... (Hayder Khaleel AL-Qaysi)

In this proposed FCOTA, the differential-input core consists of the nMOSFETs drivers M_{n1} and M_{n2} . The use of nMOSFETs drivers instead of pMOSFETs drivers in the differential-input is a good alternative in enhancing the $A_{v,dc}$, GBW, and other performance metrics of the FCOTA because the $g_{m,n}$ of nMOSFETs are much greater than the $g_{m,p}$ of pMOSFETs. The FC current sources consist of the pMOSFETs M_{p1} , M_{p2} , M_{p3} , and M_{p4} . The drain trminals of M_{n1} and M_{n2} are connected to the drain terminals of the pMOSFETs FC current sources M_{p1} and M_{p2} , respectively, thus this extends the maximum $V_{in,cm}$. The nMOSFET M_{n3} represents the tail-current source. The simple CCMs that consist of the nMOSFETs M_{n4} , M_{n5} , M_{n6} , and M_{n7} represent the load of the FCOTA. This CCMs load increases the R_{out} at output node and thus enhances the $A_{v,dc}$, UGB, $V_{out,sw}$, SR^{\pm} , T_s , and other performance metrics of the FCOTA. Furthermore, the CCMs load provides single-ended conversion and self-frequency compensation with C_L without the need for Miller or other frequency compensation techniques. The DC bias current and voltages are provided by the DC bias circuit block that ensures all MOSFETs in the proposed FCOTA are polarized in their saturation regions. This DC bias circuit consists of a current source (I), pMOSFETs M_{p5} and M_{p6} , and M_{p9} .

2.2. FCOTA design equations

For the proposed FCOTA, shown in Figure 1, the square-laws of the nMOSFETs and pMOSFETs drain bias currents $(I_{D,n,p})$, listed in (1) and (2), are used to design the practical aspect ratios $(S_{n,p})$ of all MOSFETs, as listed in (3) to (8).

$$I_{D,n,p} = \frac{\kappa'_{n,p} W_{n,p}}{2L_{n,p}} \left(V_{GS,n,p} - V_{th,n,p} \right)^2 \left(1 + \lambda_{n,p} \, V_{DS,n,p} \right) \tag{1}$$

$$I_{D,p1,p2} = 1.2I_{D,n3} \text{ to } 1.5I_{D,n3} \tag{2}$$

where $W_{n,p}$ is the n,pMOSFET channel length, $L_{n,p}$ is the n,pMOSFET channel width, $K'_{n,p}$ is the n,pMOSFET trans-conductance parameter, $V_{GS,n,p}$ is the gate-source voltage of n,pMOSFET, $V_{th,n,p}$ is the threshold voltage of n,pMOSFET, $\lambda_{n,p}$ is the channel-length modulation parameter of n,pMOSFET, and $V_{DS,n,p}$ is the n,pMOSFET drain-source voltage.

$$S_{n,p}|_{i} = \begin{cases} (W_{n}/L_{n})_{i}, & i = 1 \text{ to } 9\\ (W_{p}/L_{p})_{i}, & i = 1 \text{ to } 5 \end{cases}$$
(3)

Such that,

$$S_{n1} = S_{n2} \tag{4}$$

$$S_{n3} = S_{n8} = S_{n9} \tag{5}$$

$$S_{n4} = S_{n5} = S_{n6} = S_{n7} \tag{6}$$

$$S_{n1} = S_{n2} = S_{n3} = S_{n4} \tag{7}$$

$$S_{p5} = (I/I_{D,p1})S_{p1}$$
(8)

The listed practical design (9) to (18) cover the proposed FCOTA important performance metrics. The slew rate (SR^{\pm}) is given by (9):

$$SR^{\pm} = I_{D,n3}/C_L \tag{9}$$

The GBW is given by (10):

$$GBW = g_{m,n1,n2} / (2\pi C_L) \tag{10}$$

The maximum $V_{in,cm}$ is:

 $V_{in,cm(max)} = V_{DD} - V_{SD,p1,p2} + V_{th,n1,n2}$ (11)

The minimum $V_{in,cm}$ is:

$$V_{in,cm(min)} = V_{SS} + V_{DS,n3} + V_{GS,n1}$$
(12)

The V_{out,sw} is:

$$V_{SS} + V_{th,n4,n5,n6,n7} + 2V_{DS,n4,n5,n6,n7} \le V_{out,sw} \le V_{DD} - 2V_{SD,p1,p2,p3,p4}$$
(13)

The single-dominant pole at the high-impedance output node is given by (14).

$$p_{dominant} = -1/(R_{out}C_L) \tag{14}$$

The total R_{out} at the output node is given by (15).

$$R_{out} = (g_{m,n5}r_{ds,n5}r_{ds,n7}) \parallel [g_{m,p4}r_{ds,p4}(r_{ds,n2} \parallel r_{ds,p2})]$$
(15)

Therefore, the small-signal $A_{v,dc}$ becomes:

$$A_{\nu,dc} = \left[\frac{1 + (k_{lf}/2)}{1 + k_{lf}}\right] \left(g_{m,n1,n2}R_{out}\right)$$
(16)

where k_{lf} is an unblanced low-frequency parameter given by (17).

$$k_{lf} = \left[(g_{m,n5}r_{ds,n5}r_{ds,n7})(g_{ds,n2} + g_{ds,p2}) \right] / (g_{m,p4}r_{ds,p4}) \tag{17}$$

Finally, the total P_{dis} is given by (18):

$$P_{dis} = (V_{DD} + |V_{SS}|) (I + I_{D,n9} + I_{D,n3} + I_{D,n6} + I_{D,n7})$$
(18)

3. RESULTS AND DISCUSSION

The proposed single-stage self-compensated FCOTA is designed with 65 nm PTM-BSIM4 CMOS process. The performance metrics results in the open-loop differential-mode and unity-gain negative feedback-mode of the proposed single-stage self-compensated FCOTA are simulated using HSPICE2019 software and their waveforms are plotted using Synopsys CosmosScope tool. In addition, the DC biasing current (I) is set to 100 uA at the $V_{DD}/|V_{SS}|$ of 1V, and C_L is set to 0.5 pF. Besides, Based on the iterative design equations and HSPICE2019 software simulations to have trade-offs between high $A_{v,dc}$, GBW, $V_{out,sw}$, SR^{\pm} , low T_S , and other performance metrics, the $S_{n,p}$ values of all n,pMOSFETs are reported in Table 1.

Table 1. Size of nMOSFETs and pMOSFETs

Tuble 1. Bize of infood E15 and philodi E15											
MOSFET	M _{<i>n</i>1,2}	M _{n3,8,9}	M _{n4,5,6,7}	$M_{p1,2,3,4}$	M_{p5}	M_{p6}					
$S_{n,p} (\mu m / \mu m)$	11.487/0.3	6.9/0.3	8.922/0.3	8.1/0.3	5.661/0.3	1.416/0.3					

3.1. Open-loop differential-mode response

The proposed FCOTA was simulated in the open-loop differential-mode to determine the efficiencies of its performance metrics by measuring the various performance metrics associated with it in this mode. Figure 2 depicts the simulated AC small-signal frequency responses of the proposed FCOTA. The FCOTA achieves $A_{v,dc}$ of 65.64 dB, GBW of 263 MHz, and \emptyset_M of 73°. These simulation results confirm that the proposed FCOTA has a high $A_{v,dc}$, very high GBW, and very high stability.

Figure 3 depicts the simulated $V_{in,os}$ and $V_{out,sw}$ responses of the proposed FCOTA. The measured $V_{in,os}$ is 0.14 uV and $V_{out,sw}$ is swing from -0.97 to 0.91 V. Consequently, the proposed FCOTA has a perfect $V_{in,os}$ and high $V_{out,sw}$ close to positive/negative-rail values (V_{DD}/V_{SS}).

The P_{dis} , input resistance (R_{in}) , and R_{out} of the proposed FCOTA are foun to be 0.97 mW, 59.4 M Ω , and 2.2 M Ω , respectively. Figure 4 depicts the simulated *Noise*, *ir* frequency response of the proposed FCOTA. The FCOTA achieves *Noise*, *ir* of 15.8 nV/ $\sqrt{\text{Hz}}$ at 1 MHz. Consequently, the proposed FCOTA has a very high noise rejection from the internal/external noise sources.



Figure 2. Simulated gain and phase responses



Figure 3. Simulated DC input-offset voltage and output voltage-swing responses



Figure 4. Simulated equivalent input-referred noise response

3.2. Common-mode response

The proposed FCOTA was simulated in the common-mode to determine its CMRR performance metric efficiency. Figure 5 depicts the simulated common-mode voltage gain $(A_{v,cm})$ frequency response of the proposed FCOTA. The FCOTA achieves $A_{v,cm}$ of -125 dB. Consequently, the achieved very high CMRR is found to be 190.64 dB.



Figure 5. Simulated common-mode voltage gain response

3.3. Unity-gain negative feedback-mode response

The proposed FCOTA was simulated in the unity-gain negative feedback-mode to determine the efficiencies of its performance metrics by measuring the various performance metrics associated with it in this mode. Figure 6 depicts the simulated positive/negative SR^{\pm} and T_S transient responses of the proposed FCOTA. The FCOTA achives positive/negative SR^{\pm} of 157.5/58.3 V/us, and T_S of 5.1 ns. These simulation results confirm that the proposed FCOTA has a very high stability and very fast settling-time.



Figure 6. Simulated slew-rates and settling-time responses

Figure 7 depicts the simulated minimum/maximum $V_{in,cm}$ responses of the proposed FCOTA. The $V_{in,cm(min)}$ is -0.44 V and $V_{in,cm(max)}$ is 1 V. Consequently, the proposed FCOTA has a high extension maximum $V_{in,cm}$ equal to the positive-rail value (V_{DD}) .

Figures 8 and 9 depict the simulated positive/negative $PSRR^{\pm}$ frequency responses of the proposed FCOTA, respectively. The FCOTA achieves positive $PSRR^+$ of 75.5 dB and negative $PSRR^-$ of 68.8 dB. These simulation results confirm that the proposed FCOTA has high ripples/noise rejections from the V_{DD}/V_{SS} sources.



Figure 7. Simulated minimum/maximum input common-mode voltage response



Figure 8. Simulated positive power-supply rejection ratio response



Figure 9. Simulated negative power-supply rejection ratio response

3.4. Design performance metrics comparison

The simulated performance metrics of the designed FCOTA have been compared with the prior works. The results of the performance metrics comparisons are summarized in Table 2. The designed FCOTA has substantiated to be an excellent contribution in the field of state-of-the-arts single-stage FCOTAs because it has the highest small/large-signal figures-of-merits (FoMs), FoM_{SS} , FoM_{LS} , $IFoM_{SS}$, and $IFoM_{LS}$, respectively.

Table 2. Summary of performance metrics comparisons															
Parameter	[3]	[5]	[6]	[7]	[9]	[10]	[11]	[13]	[15]	[20]	[22]	[24]	[25]	[26]	This work
Process	130	130	130	130	35	180	180	90	350	500	130	180	180	90	65
(nm)					0										
Supply (V)	1	3.3	1.2	± 0.5	±2.5	1.8	1.8	1.2	0.9	<u>+</u> 1	1.2	1.8	1	1.2	±1
$A_{v,dc}$	92	58	156	63.88	80.15	72	98	62	65	76.8	65.27	95.82	92.3	66.2	65.64
(dB)															
GBW	0.1	202	63	4.48	14	86.5	21	164	1	3.4	29.24	182.	6.51	190	263
(MHz)	41											81			
\emptyset_M (°)	79	52	74	61	75.3	50	71	50	60	75.1	54.17	40.08	75.81	81	73
V _{in,os} (uV)	-14	450 00	n/a	n/a	n/a	n/a	14600	n/a	4600	n/a	n/a	n/a	n/a	n/a	0.14
SR_{avg}	0.03	35.04	60.5	6.4	12.3	74.1	51	39.3	0.25	19.25	0.2	78.4	15.19	71	107.9
(V/us)	0.05	55.04	09.5	0.4	07	/4.1	51	39.5	0.25	19.25	0.2	78.4	13.19	/1	107.9
$T_{\rm s}$ (ns)	n/a	80 at	40 at	n/a	n/a	n/a	n/a	13.8	1800	120	53.9	n/a	94 at	7.25	5.1
3			0.1%					at	at	at	at		1%	at	at
								1%	1%	1%	1%			1%	1%
CMRR	87	104.	119	56.7	88.94	100	n/a	66	45	112	69.5	n/a	133.5	n/a	190.
(dB)		8													64
$PSRR^{\pm}$	86	62.6	200/	61.5/7	84.6/	100	n/a	n/a	51	92/1	n/a	n/a	92.4/1	n/a	75.5/
(dB)			198	1.9	100.3					13			28.6		68.8
Noise, ir		t 3.06		27.5	n/a	1.13	250	n/a	65 at	23 at	n/a	n/a	15.8	3800	15.8
$\left(\frac{nV}{N}\right)$	10	at	MHz	<i>at</i> 1		at	at		100	1			at	0 at	at 1
$\left(\sqrt{\text{Hz}}\right)$	KHz	195		MHz		100	100		KHz	MHz			1	10	MHz
-		MHz		• •		KHz	KHz						MHz	MHz	
P_{dis}	1	36	686	30	2144	11900	3000	672	72	100	352.7	1224	50	6720	970
(uW)	1025	30	100	501	20.40	26.16	40.70	75654	5416	106.10	202.11	572 50	011.04	151 (0	1200
FoM_{SS}	1035. 13	167. 83	106 0.16	581 .90	39.40	26.16	48.70	756.54	54.16	196.10	293.11	5/3.59	911.04	151.60	1299 .19
	15	65	0.10	.90											.19
FoM_{LS}	0.3	113.	995.	61.05	6.44	38.78	34.98	594.64	0.22	50.26	1.08	1121	182.54	132.89	1920
$\left(\frac{V.MHz.dB}{us.uW}\right)$	9	09	69									.99			.32
IFoMss	1035.	553.	1101	581.	131.	311.40	87.70	907.85	144.44	1961	1406	3510	911.04	727.72	1260
(MHz.dB.deg)	13	84	9.27	90	91					.01	.57	.37			2.22
(uA) IFoM _{LS}	0.39	373.	1034	61.05	21.56	461.49	63	713.57	0.60	502.	5.19	6866	182.54	637.88	1862
$\left(\frac{V.MHz.dB}{V}\right)$		20	9.18					,		65		.60			7.12
(us.uA)															

4. CONCLUSION

The enhancement techniques and design equations are presented in this paper to improve the performance metrics of the proposed single-stage FCOTA. The FC current sources with CCMs load techniques are used to improve the various performance metrics, provide single-ended conversion, and self-frequency compensation with C_L of the designd single-stage FCOTA. This single-stage FCOTA design at the $V_{DD}/|V_{SS}|$ values of 1V achieves an open-loop differential-mode DC voltage gain of 65.64 dB, GBW of 263 MHz, ϕ_M of 73°, low P_{dis} of 0.97 mW, $V_{in,os}$ of 0.14 uV, $V_{out,sw}$ from -0.97 to 0.91 V, *Noise, ir* of 15.8 nV/ $\sqrt{\text{Hz}}$, CMRR of 190.64 dB, positive/negative SR^{\pm} of 157.5/58.3 V/us, T_S of 5.1 ns, minimum/maximum $V_{in,cm}$ from -0.44 to 1 V, and positive/negative $PSRR^{\pm}$ of 75.5/68.8 dB. Indeed, the designed single-stage FCOTA has achieved the highest small/large *FoMs* values of any other state-of-the-arts FCOTAs. Accordingly, the designed single-stage FCOTA has proven its effective contribution in the field of state-of-the-arts single-stage FCOTAs.

REFERENCES

- O. T. Weng, S. Isaak, and Y. Yusof, "Low power CMOS electrocardiogram amplifier design for wearable cardiac screening," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 8, no. 3, pp. 1830–1836, Jun. 2018, doi: 10.11591/ijece.v8i3.pp1830-1836.
- [2] M. Renteria-Pinon, J. Ramirez-Angulo, and A. Diaz-Sanchez, "Simple scheme for the implementation of low voltage fully differential amplifiers without output common-mode feedback network," *Journal of Low Power Electronics and Applications*, vol. 10, no. 4, pp. 34–44, Oct. 2020, doi: 10.3390/jlpea10040034.
- [3] F. Centurelli, R. Della Sala, P. Monsurrò, G. Scotti, and A. Trifiletti, "A novel OTA architecture exploiting current gain stages to boost bandwidth and slew-rate," *Electronics*, vol. 10, no. 14, pp. 1638–1657, Jul. 2021, doi: 10.3390/electronics10141638.
- [4] F. Centurelli, R. Della Sala, P. Monsurrò, G. Scotti, and A. Trifiletti, "A 0.3 V rail-to-rail ultra-low-power OTA with improved bandwidth and slew rate," *Journal of Low Power Electronics and Applications*, vol. 11, no. 2, pp. 19–34, Apr. 2021, doi: 10.3390/jlpea11020019.
- [5] R. Povoa, N. Lourenco, R. Martins, A. Canelas, N. Horta, and J. Goes, "Single-stage OTA biased by voltage-combiners with enhanced performance using current starving," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 65, no. 11,

pp. 1599-1603, Nov. 2018, doi: 10.1109/TCSII.2017.2777533.

- [6] A. Paul, J. Ramirez-Angulo, A. D. Sanchez, A. J. Lopez-Martin, R. G. Carvajal, and F. X. Li, "Super-gain-boosted AB-AB fully differential miller Op-Amp with 156dB open-loop gain and 174MV/V MHZ pF/µW figure of merit in 130 nm CMOS technology," *IEEE Access*, vol. 9, pp. 57603–57617, 2021, doi: 10.1109/ACCESS.2021.3072595.
- [7] A. Lopez-Martin, M. P. Garde, J. M. Algueta-Miguel, J. Beloso-Legarra, R. G. Carvajal, and J. Ramirez-Angulo, "Energyefficient amplifiers based on quasi-floating gate techniques," *Applied Sciences*, vol. 11, no. 7, pp. 3271–3290, Apr. 2021, doi: 10.3390/app11073271.
- [8] N. Deo, T. Sharan, and T. Dubey, "Subthreshold biased enhanced bulk-driven double recycling current mirror OTA," Analog Integrated Circuits and Signal Processing, vol. 105, no. 2, pp. 229–242, Nov. 2020, doi: 10.1007/s10470-020-01689-8.
- [9] B. P. De, R. Kar, D. Mandal, and S. P. Ghoshal, "Soft computing-based approach for optimal design of on-chip comparator and folded-cascode op-amp using colliding bodies optimization," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, vol. 29, no. 5, pp. 873–896, Sep. 2016, doi: 10.1002/jnm.2152.
 [10] S. Sutula, M. Dei, L. Teres, and F. Serra-Graells, "Variable-mirror amplifier: A new family of process-independent class-AB
- [10] S. Sutula, M. Dei, L. Teres, and F. Serra-Graells, "Variable-mirror amplifier: A new family of process-independent class-AB single-stage OTAs for low-power SC circuits," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 63, no. 8, pp. 1101–1110, Aug. 2016, doi: 10.1109/TCSI.2016.2577838.
- [11] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, and K.-Y. Lee, "98-dB gain class-AB OTA with 100 pF load capacitor in 180-nm digital CMOS process," *IEEE Access*, vol. 7, pp. 17772–17779, 2019, doi: 10.1109/ACCESS.2019.2896089.
- [12] S. M. Anisheh, H. Shamsi, and M. Mirhassani, "Positive feedback technique and split-length transistors for DC-gain enhancement
- of two-stage op-amps," *IET Circuits, Devices & Systems*, vol. 11, no. 6, pp. 605–612, Nov. 2017, doi: 10.1049/iet-cds.2016.0416.
 [13] S. Kumaravel and B. Venkataramani, "An improved recycling folded cascode OTA with positive feedback," *WSEAS Transactions on Circuits and Systems*, vol. 13, pp. 85–93, 2014.
- [14] T. V. Prasula and D. Meganathan, "Design and simulation of low power, high gain and high bandwidth recycling folded cascode OTA," in 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), Mar. 2017, pp. 1–6, doi: 10.1109/ICSCN.2017.8085720.
- [15] A. D. Grasso, S. Pennisi, G. Scotti, and A. Trifiletti, "0.9-V lass-AB miller OTA in 0.35-0.35 um CMOS with threshold-lowered non-tailed differential pair," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 7, pp. 1740–1747, Jul. 2017, doi: 10.1109/TCSI.2017.2681964.
- [16] T. Kulej and F. Khateb, "Design and implementation of sub 0.5-V OTAs in 0.18-µm CMOS," International Journal of Circuit Theory and Applications, vol. 46, no. 6, pp. 1129–1143, Jun. 2018, doi: 10.1002/cta.2465.
- [17] S. V. Feizbakhsh and G. Yosefi, "An enhanced fast slew rate recycling folded cascode Op-Amp with general improvement in 180 nm CMOS process," AEU International Journal of Electronics and Communications, vol. 101, pp. 200–217, Mar. 2019, doi: 10.1016/j.aeue.2019.01.021.
- [18] M. Akbari, S. M. Hussein, Y. Hashim, and K.-T. Tang, "An enhanced input differential pair for low-voltage bulk-driven amplifiers," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 29, no. 9, pp. 1601–1611, Sep. 2021, doi: 10.1109/TVLSI.2021.3084695.
- [19] H. Veldandi and R. A. Shaik, "A 0.3-V pseudo-differential bulk-input OTA for low-frequency applications," *Circuits, Systems, and Signal Processing*, vol. 37, no. 12, pp. 5199–5221, Dec. 2018, doi: 10.1007/s00034-018-0817-5.
- [20] M. P. Garde, A. Lopez-Martin, R. G. Carvajal, and J. Ramirez-Angulo, "Super class-AB recycling folded cascode OTA," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 9, pp. 2614–2623, Sep. 2018, doi: 10.1109/JSSC.2018.2844371.
- [21] D. Cellucci et al., "0.6-V CMOS cascode OTA with complementary gate-driven gain-boosting and forward body bias," International Journal of Circuit Theory and Applications, vol. 48, no. 1, pp. 15–27, Jan. 2020, doi: 10.1002/cta.2703.
- [22] V. S. Bendre and A. K. Kureshi, "Design and PVT analysis of robust, high swing folded cascode operational amplifier," *International Journal of Engineering and Advanced Technology*, vol. 9, no. 2, pp. 114–118, Dec. 2019, doi: 10.35940/ijeat.B2995.129219.
- [23] L. C. Sing, N. Ahmad, M. M. Isa, and F. A. S. Musa, "Design and analysis of folded cascode operational amplifier using 0.13 μm CMOS technology," *AIP Conference Proceedings*, vol. 2203, no. 1, pp. 020041.1-020041.5, 2020, doi: 10.1063/1.5142133.
- [24] M. T. Kalkote and S. Ananiah Durai, "Enhancement of transconductance using multi-recycle folded cascode amplifier," in Nanoelectronic Materials and Devices, Lecture Notes in Electrical Engineering, 2018, pp. 111–122.
- [25] X. Lv, X. Zhao, Y. Wang, and B. Wen, "An improved non-linear current recycling folded cascode OTA with cascode selfbiasing," AEU - International Journal of Electronics and Communications, vol. 101, pp. 182–191, Mar. 2019, doi: 10.1016/j.aeue.2019.01.023.
- [26] G. Yosefi, "An enhanced fast-settling recycling folded cascode Op-Amp with improved DC gain in 90 nm CMOS process," *Analog Integrated Circuits and Signal Processing*, vol. 98, no. 2, pp. 243–256, Feb. 2019, doi: 10.1007/s10470-018-1273-7.
 [27] H. K. AL-Qaysi, M. Mohammed Jasim, and S. Manhal Hameed, "Design of very low-voltages and high-performance CMOS
- [27] H. K. AL-Qaysi, M. Mohammed Jasim, and S. Manhal Hameed, "Design of very low-voltages and high-performance CMOS gate-driven operational amplifier," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 20, no. 2, pp. 670–679, Nov. 2020, doi: 10.11591/ijeecs.v20.i2.pp670-679.
- [28] M. Akbari, S. Biabanifard, S. Asadi, and M. C. E. Yagoub, "Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA," AEU - International Journal of Electronics and Communications, vol. 68, no. 11, pp. 1047–1052, Nov. 2014, doi: 10.1016/j.aeue.2014.05.007.
- [29] A. Lopez-Martin, J. M. Algueta, M. P. Garde, R. G. Carvajal, and J. Ramirez-Angulo, "1-V 15-μW 130-nm CMOS Super Class AB OTA," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1–4, doi: 10.1109/ISCAS45731.2020.9180690.
- [30] H. K. I. AL-Qaysi and S. M. Hameed, "Enhancing the gain and power of folded-cascode amplifier using artificial neural network," *International Journal of Engineering Research and Technology*, vol. 12, no. 7, pp. 1117–1125, 2019.

BIOGRAPHIES OF AUTHORS



Hayder Khaleel AL-Qaysi D S S P received the B.Sc. degree in Electronic Engineering from Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq in 2004. He obtained his M.Sc. degree in Electronic Engineering from Department of Electronics and Communication Engineering, Faculty of Electrical and Electronics Engineering, Yildiz Technical University, Istanbul, Turkey, in 2017. His research interests include the electronic circuits design, signal processing, semiconductor technology, and VLSI analog and mixed-signal systems design. He is currently work as a lecturer at Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq. He has more than 10 published papers. He can be contacted at email: hay.kha.82@uodiyala.edu.iq.



Adham Hadi Saleh **D** K S P is an assistant professor of Electronic and Electrical Engineering at Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq. He obtained his B.Sc. degree in Electronics Engineering from Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq in 2006. Adham received his M.Sc. degree in Electrical Engineering from the University of Technology, Baghdad, Iraq in 2011. His research interests include the design of communication systems using VHDL, artificial intelligence systems, image processing and DSP systems. He can be contacted at email: adham.hadi@yahoo.com.



Tahreer Mahmood D M SE D is a lecturer of Electronic and Communication Engineering at Department of Electronic Engineering, College of Engineering, University of Diyala, Diyala, Iraq. He obtained his B.Sc. degree in Electronics Engineering from Department of Electronic Engineering, College of Engineering, University of Diyala, Iraq in 2006. Tahreer received his M.Sc. degree in Electrical Engineering from the College of Engineering, University of Al-Mustansiriya, Baghdad, Iraq in 2012, he received his Ph.D. in Electrical and Computer Engineering from the University of Arkansas, Little Rock, USA in 2019. His research interests include wireless and network communications, source and channel coding, 4G LTE and LTE-A, massive MIMO, cooperative and cognitive radio, MIMO-OFDM communications systems, microwave propagation performance, and eigenenergy and probability density of quantum modes. He can be contacted at email: tahreer_mahmood_eng@uodiyala.edu.iq.