

## New Realization of Quadrature Oscillator using OTRA

Gurumurthy Komanapli, Neeta Pandey, Rajeshwari Pandey

Department of Electronics and communication Engineering, Delhi Technological University, India

---

### Article Info

#### Article history:

Received Oct 14, 2016

Revised May 27, 2017

Accepted Jun 14 2017

#### Keyword:

OTRA

Phasenoise

Quadrature oscillator

Sensitivity

THD

---

### ABSTRACT

In this paper a new, operational transresistance amplifier (OTRA) based, third order quadrature oscillator (QO) is presented. The proposed structure forms a closed loop using a high pass filter and differentiator. All the resistors employed in the circuit can be implemented using matched transistors operating in linear region thereby making the proposed structure fully integrated and electronically tunable. The effect of non-idealities of OTRA has been analyzed which suggests that for high frequency applications self-compensation can be used. Workability of the proposed QO is verified through SPICE simulations using 0.18 $\mu$ m AGILENT CMOS process parameters. Total harmonic distortion (THD) for the proposed QO is found to be less than 2.5%. The sensitivity, phasenoise analysis is also discussed for the proposed structure.

*Copyright © 2017 Institute of Advanced Engineering and Science.  
All rights reserved.*

---

### Corresponding Author:

Gurumurthy Komanapli ,  
Department of Electronics and communication Engineering,  
Delhi Technological University,  
Bawana Road, New Delhi, India-110085.  
Email: murthykgm@gmail.com

---

## 1. INTRODUCTION

In last few decades current-mode (CM) processing has evolved as a promising design technique to provide efficient solutions to circuit design problems. This evolution has resulted in emergence of numerous CM analog building blocks [1]. The operational trans resistance amplifier (OTRA) is one among these blocks. It is a high gain current input, voltage output amplifier [2] and uses current feedback technique which makes its bandwidth almost independent of the closed loop gain. Additionally it is free from the effect of parasitic capacitances at the input due to virtually internally grounded input terminals [2] and hence non-ideality problem is less in circuits implemented using OTRA.

Quadrature oscillators (QO) are an important class of circuits and find wide application in communication, power electronics and instrumentation. This has led a consistent research effort towards second order QO design using wide variety of active blocks, as is evident from vast literature available [2-14]. It is well known that higher order networks, provide better accuracy, frequency response and distortion performance [15-17] as compared to lower order circuits. Owing to this in recent past few third order QO designs [15], [16], [18-32] have been reported. Realizing sinusoidal oscillator using closed loop with positive feedback is a well-established method. A careful observation suggests that all the reported third order QO designs are based on forming closed loop using combinations of lossy and/or lossless integrators. In this paper a new OTRA based third order QO is proposed that adapts the scheme of using second order high pass filter and a differentiator in a feedback loop [32]. A comparative statement of the proposed structure with previously reported QO circuits is recorded in Table 1. It may be observed from the table that the available topologies-presented in [19] are realized using op-amps however, the constant gain-bandwidth product and lower slew rate of the op-amps limit their high frequency operations. Additionally these circuits use more number of active components as compared to proposed circuit

a. Lack electronic tunability [15], [19], [20], [24]

b. Use mix of active blocks such as DDCC and OTA [28], CCDTA and OTA [29], CCCCTA and OTA [30]

- c. Provide voltage output at high impedance [15], [16], [20], [22], [24], [25], [28], [29], [31] making a buffer necessary to drive the voltage input circuits
- d. Provide current output [18], [20-22] which need to be converted to voltage for circuits requiring voltage inputs and would considerably increase the component count

Table 1. A comparative statement of the proposed structure with previously reported QO circuits

Ref.	Active blocks	No of active blocks	Close loop formation scheme	Passive elements C + R	Electronic tuning	Output Type	Output Impedance	Floating passive Compsnts
[15]	CCII	3	Fig. 1, two lossy and one lossless integrators	3 +5	N	Voltage	High	N
		3	Fig.2, -do-	5+3	N	Voltage	High	N
		3	Fig. 3, Intuition	3+5	N	Voltage	High	N
[16]	OTA	3	Fig. 7, two lossy and one lossless integrators	3+0	Y	Voltage	High	N
		4	Fig. 9, -do-	3+1	Y	Voltage	High	N
[18]	CDTA	3	-do-	3+0	Y	Current	High	N
[19]	Op-amp	3	-do-	3+5	N	Voltage	Low	Y
		3	-do-	5+3	N	Voltage	Low	Y
[20]	CCII	2	A second order low pass filter and an integrator	3+3	N	Both	High	Y
[21]	CCCII	4	-do-	3+0	Y	Current	High	N
[22]	CCCII	3	one lossy and two lossless integrators	3+0	Y	Both	High	N
[23]	CCCII	4	Cascade of three LPFs with gained feedback	3+1	Y	Voltage	High	N
[24]	DVCC	4	A second order LPF and an integrator	3+3	N	Voltage	High	Y
[25]	CDTA	3	-do-	3+0	Y	Both	High	N
[26]	OTRA	2	-do-	3+4	Y	Voltage	Low	R1+C
[27]	CCCCTA	2	-do-	3+0	Y	Current	High	N
[28]	DDCC and OTA	3	-do-	3+1	Y	Voltage	High	N
[29]	CCCDTA and OTA	2	-do-	3+0	Y	Both	High	N
[30]	CCCCTA and OTA	2	-do-	3+0	Y	Current	High	N
[31]	DVCCTA	2	Fig. 5, HPF and differentiator	3+1	Y	Both	High	N
		2	Fig. 6, -do-	3+2	Y	Both	High	N
[32]	OTRA	2	Fig.2,LPF and integrator	3+3	N	Voltage	Low	R2,R3,C1,C2
		2	Fig.3,HPF and differentiator	3+3	N	Voltage	Low	R1,R2,C2,C3
Proposed	OTRA	2	Fig.2HPF and differentiator	3+4	Y	Voltage	Low	R1+C

Above discussion suggests that OTRA based QO is most suitable choice for voltage output configurations. Rest of the paper is as organized as follows: in section 2 proposed circuit is described followed by Effect of nonideality of OTRA is dealt in section 3. Section 4 explains the MOS-C implementation details of proposed structure. Proposed structure is verified experimentally by constructing OTRA using offshelt IC's AD844 [34], phase noise analysis using the method discussed in [35], [36] is presented in section 5. Sensitivity analysis are discussed in section 6. The simulation and experimental results are presented in section 7 and paper is concluded in section 8.

## 2. PROPOSED CIRCUIT

The circuit symbol of OTRA is shown in Figure 1 and its port characteristics are given by

$$\begin{bmatrix} V_p \\ V_n \\ V_o \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ R_m & -R_m & 0 \end{bmatrix} \begin{bmatrix} I_p \\ I_n \\ I_o \end{bmatrix} \quad (1)$$

The output voltage is the difference of two input currents multiplied by trans-resistance gain ( $R_m$ ). Ideally the trans-resistance gain  $R_m$  approaches infinity and therefore the OTRA must be used in a negative feedback configuration [2]. The proposed QO topology is shown in Figure 2. It uses an OTRA based second order high pass filter [32] ( $C_1=C_3$ ) and an inverting differentiator in the feedback forming a closed loop, which results in a third order characteristic Equation given by

$$s^3 C_1 C_3 R_D C_D + s^2 C_1 C_2 + s \left( \frac{C_1}{R_2} + \frac{C_2}{R_1} \right) + \frac{1}{R_1 R_2} = 0 \tag{2}$$




Figure 1. OTRA circuit




Figure 2. Proposed circuit

Assuming  $C_2=C_1$  the condition of oscillation (CO) and frequency of oscillation (FO)

$$\text{F.O: } f = \frac{\sqrt{R_1 + R_2}}{2\pi \sqrt{C_3 R_1 R_2 R_D C_D}} \tag{3}$$

$$\text{CO: } (R_1 + R_2) C_2 = R_D C_D \tag{4}$$

The FO can be adjusted to desired value through  $R_1, R_2$  and proper selection of resistor  $R_D$  would satisfy the CO.

### 3. NONIDEAL ANALYSIS

Ideally the transresistance gain  $R_m$  is assumed to approach infinity. However, practically  $R_m$  is a frequency dependent finite value. The output of the QO may deviate due to non-ideality of OTRA in practice. Considering a single pole model for the trans-resistance gain,  $R_m$  can be expressed as

$$R_m(s) = \left( \frac{R_o}{1 + \frac{s}{\omega_o}} \right) \tag{5}$$

Where  $R_o$  represents the dc transresistance gain. For high frequency applications the transresistance gain  $R_m(s)$  reduces to

$$R_m(s) = \frac{1}{s C_P}, \quad \text{where } C_P = \frac{1}{R_o \omega_o} \tag{6}$$

Taking this effect into account the characteristic Equation given by (2) modifies to

$$W s^3 + X s^2 + Y s + Z = 0 \tag{7}$$

Where the coefficients W, X, Y, and Z can be expressed as

$$W = C C_2 C_P R_D + C_P^2 C R_D + C^2 C_D R_D$$

$$X = CC_2 + CC_P + CC_P \frac{R_D}{R_2} + C_P C_2 \frac{R_D}{R_1} + C_P^2 C \frac{R_D}{R_1} ; Y = \frac{C}{R_2} + \frac{(C_2 + C_P)}{R_1} + \frac{R_D C_P}{R_1 R_2} ; Z = \frac{1}{R_1 R_2}$$

Due to parasitic effect the FO and CO also change and are given by (8) and (9) respectively

$$\text{FO: } f = \sqrt{\frac{\frac{R_D C_P}{R_1 + R_2} + \frac{C}{R_2} + \frac{C_2 + C_P}{R_1}}{C^2 C_D R_D + C R_D (C_2 + C_P)}} \quad (8)$$

$$\text{CO: } (C_2 + C_P)R_2 + C R_1 + C_P R_D = \frac{R_1 R_2 R_D \{C(C_2 + C_P) + C^2 C_D\}}{R_2 (C + C_P)(R_1 C + R_D C_P) + R_1 R_D C_P C} \quad (9)$$

As the parasitic capacitance of the OTRA is very small, using approximation  $(C_2 + C_P) \approx C$  the W, X, Y and Z coefficients can be simplified as

$$\begin{aligned} W &= CC_2 C_P R_D + C_P^2 C R_D + C^2 C_D R_D \\ &= C R_D (C_P (C_2 + C_P) + C C_D) \\ &\approx C R_D (C_P C + C C_D) \approx C^2 R_D (C_P + C_D) \approx C^2 R_D C_D \end{aligned} \quad (10)$$

$$\begin{aligned} X &= CC_2 + CC_P + CC_P \frac{R_D}{R_2} + C_P C_2 \frac{R_D}{R_1} + C_P^2 C \frac{R_D}{R_1} \\ &= C(C_2 + C_P) + C_P (C_2 + C_P) \frac{R_D}{R_1} + \frac{R_D}{R_2} C_P C \approx C^2 + C C_P \left( \frac{R_D}{R_1} + \frac{R_D}{R_2} \right) \\ &\approx C^2 \text{ as } C C_P \ll C^2 \end{aligned} \quad (11)$$

$$\begin{aligned} Y &= \frac{C}{R_2} + \frac{(C_2 + C_P)}{R_1} + \frac{R_D C_P}{R_1 R_2} \approx Y = \frac{C}{R_2} + \frac{C}{R_1} + \frac{R_D C_P}{R_1 R_2} \text{ as } C_P \ll C \\ &\approx \frac{C}{R_2} + \frac{C}{R_1} \quad \text{and } Z = \frac{1}{R_1 R_2} \end{aligned} \quad (12)$$

By substituting W, X, Y, Z from (10), (11), (12) in (7) the characteristic Equation and hence the FO and CO can be obtained which are same as given by (2), (3) and (4) respectively.

#### 4. MOS-C IMPLEMENTATION

The differential input of OTRA allows the resistors connected to the input terminals of OTRA to be implemented using MOS transistors with complete non-linearity cancellation [33]. Each resistor implementation require two matched N MOS transistors as shown in Figure 3.

Figure 4 shows a typical MOS based implementation of resistance connected at inverting terminal of OTRA where nodes X and Y need to be connected to inverting and non-inverting terminals of the OTRA respectively. The value of resistance so obtained is expressed as

$$R = \frac{1}{\mu_n C_{ox} (W/L)(V_a - V_b)} \quad (13)$$

Where  $\mu$ ,  $C_{OX}$  and  $W/L$  represent standard transistor parameters and  $V_a$  and  $V_b$  are the gate voltages. The MOS based implementation of the proposed circuit of Figure 2 is shown in Figure 4. The resistance value may be adjusted by appropriate choice of gate voltages thereby making oscillator parameters electronically tunable.




Figure 3. The MOS based resistor [33]




Figure 4. The MOS based implementation of QO Circuit

**5. PHASE NOISE ANALYSIS**

The random frequency fluctuations in a phase of a signal can be treated as a phase noise. To calculate the phase noise a procedure discussed in [35], [36] is adopted. The open loop transfer function  $H(s)$  of the oscillator circuit of Figure 2 is given by

$$H(s) = \frac{-s^3 C_1 C_3 C_D R_D R_1 R_2}{(1 + s C R_1)(1 + s C R_2)} \tag{14}$$

The  $H(s)$  given by (14) can also be expressed in terms of magnitude and phase as

$$H(j\omega) = A(\omega) \cdot e^{j\phi\omega} \tag{15}$$

From (15)

$$\frac{dH}{d\omega} = \left( \frac{dA}{d\omega} + jA \frac{d\phi}{d\omega} \right) e^{j\phi\omega}$$

Substituting the CO and FO of the proposed oscillator in (14) the magnitude  $A(\omega)$  can be written as

$$|A(\omega)| = \frac{\left( \frac{\omega}{\omega_o} \right)^2 \omega}{\sqrt{\left( -\frac{1}{C_D R_D} \left( \frac{\omega}{\omega_o} \right)^2 + \frac{1}{C(R_1 + R_2)} \right)^2 + \omega^2}} \tag{16}$$

$$\text{Determining } \left| \frac{dA}{d\omega} \right| \text{ from (16) results in } \left| \frac{dA}{d\omega} \right| = \frac{2}{\omega_o} ; \angle H(\omega) = \phi = -\tan^{-1} \left( \frac{\frac{1}{\omega C_D R_D} - \frac{1}{C \omega \left( \frac{\omega}{\omega_o} \right)^2 (R_1 + R_2)}}{\left( \frac{\omega}{\omega_o} \right)^{-2}} \right) \tag{17}$$

$$\text{Determining } \left| \frac{d\phi}{d\omega} \right| \text{ from (17) results in } \left| \frac{d\phi}{d\omega} \right| = \frac{2}{\omega_o^2 C_D R_D} \tag{18}$$

From Equation (18) it is clear that Frequency stability of proposed quadrature oscillator decreases with increase of  $\omega_o$ .

**6. SENSITIVITY ANALYSIS**

The sensitivity is an important performance criterion of any network. The sensitivity of FO ( $\omega_o$ ) with respect to a circuit parameters, say Y is given as

$$S_Y^{\omega_o} = \frac{\partial \omega_o}{\partial Y} \cdot \frac{Y}{\omega_o}$$

Using this definition, the sensitivity of FO ( $\omega_o$ ) for the circuit w.r.t  $R_1, R_2, C$  are given as

$$\left| S_{C_D}^{\omega_o} \right| = \left| S_C^{\omega_o} \right| = \frac{1}{2}; \left| S_{R_1}^{\omega_o} \right| = \frac{R_2}{2(R_1 + R_2)}; \left| S_{R_2}^{\omega_o} \right| = \frac{R_1}{2(R_1 + R_2)}$$

From the above Equations it is observed that all passive sensitivities for both the circuits are lower than unity in magnitude. It ensures that the sensitivity performance is good.

**7. SIMULATION AND EXPERIMENTAL RESULT**

The proposed QO is verified through simulations using the CMOS implementation of the OTRA [9]. The SPICE simulations are performed using 0.18 $\mu$ m CMOS process parameters provided by MOSIS (AGILENT). Supply voltages taken are  $\pm 1.5V$ . Component values are chosen as  $C_1=C_2=C_3=C_D=100pF$  and  $R_1=R_2=5K\Omega, R_D=10K\Omega$ . The simulated FO was observed to be 320 KHz as against the calculated value of 318.47 KHz. The simulated transient output and corresponding frequency spectrum are shown in Figure 5(a) and 5(b) respectively.




Figure 5. (a) Transient Output (b) Frequency spectrum of proposed QO circuit.




Figure.6. Frequency Tuning with (a) Resistance (b) with Capacitance for circuit

The FO of the proposed QO can be tuned through R or C variations, as suggested by (3). The FO tuning with R (varied from 3kΩ to 6kΩ) while keeping C fixed (100pF) is shown in Figure 6(a) whereas tuning with C (varied from 60pF to 140pF) with R fixed at 5kΩ is depicted in Figure 6(b). It may be observed that the simulated and theoretical values of FO are in close agreement.

The %THD variation with R and C is also studied and is depicted in Figure 7. The %THD variation with R (C = 100pF) for both Quadrature outputs, is recorded in Figure 7(a) and the largest value observed is 1.87%. Similarly Figure 7(b) shows %THD variation with C (R= 5kΩ) where in the maximum observed value is well within 2.5%. The phase error plots between V<sub>out1</sub> and V<sub>out2</sub> are drawn in Figure 8. Variation of phase error with resistance and capacitance are depicted in Figure 8(a) and 8(b) respectively.




Figure 7. The % THD variation with (a) Resistance (b) Capacitance for circuit




Figure 8. Phase error between Vout1 and Vout2 with (a) Capacitance (b) Resistance for circuit




Figure.9. Plot of Vout1 vs Vout2




Figure.10. Transient Response of Proposed circuit on CRO

The plot of  $V_{out1}$  vs  $V_{out2}$  is shown in Figure 9. The proposed quadrature oscillator is also tested experimentally by bread boarding the circuit of Figure 2 and the corresponding transient response shown in Figure 10. The OTRA is realized using Current feedback operational amplifier (CFOA) IC AD844AN [34] with power supply of  $\pm 8V$ .

## 8. CONCLUSION

New realization of OTRA based third order quadrature oscillator is presented in this paper using a high pass filter and a differentiator. The functionality of proposed structure is verified through SPICE simulations using 0.18  $\mu m$  technology parameter. This topology is further tested experimentally where in the OTRA is realized using off the shelf CFOA IC AD844. The simulation and experimental results are found to be in close agreement with theoretical propositions. The simulated value of % THD is quite low. The phase noise analysis is also discussed for the proposed Q.O. The sensitivity of  $\omega$  w.r.t passive components is also calculated and observed to be low.

## REFERENCES

- [1] D. Biolek, R. Senani, V. Biolkova, Z. Kolka, "Active Elements for Analog Signal Processing: Classification, Review and New Proposals," *Radioengineering*, vol. 7, pp. 15-32, 2008.
- [2] K. N. Salama, A. M. Soliman, "CMOS Operational Transresistance Amplifier for analog Signal Processing Applications," *Microelectron. J*, vol. 30, pp. 235-245, 1999.
- [3] A. S. Sedra, K. C. Smith, *Microelectronic Circuits* (Oxford University Press, New York, 2004)
- [4] R. Holzel, "A Simple wide-band sine wave Quadrature Oscillator," *IEEE Transactions on Instrumentation and Measurement*, 42 (1993), pp. 758-760.
- [5] M. T Ahmed, I. A. Khan, N. Minhaj, "On Transconductance-C Quadrature Oscillators," *International Journal of Electronics*, vol. 83, pp. 201-207, 1997.
- [6] M. T. Abuelma'atti, H. A. Alzaher, "Comment on Current mode quadrature sinusoidal oscillator using single FTFN," *International Journal of Electronics*, vol. 85, pp. 177-180, 1988.
- [7] C Cakir, U. Cam, O. Cicekoglu, "Novel all pass Filter Configuration Employing Single OTRA," *IEEE Transactions on Circuits and Systems II: express briefs*, vol. 52, pp. 22-125, 2005.
- [8] S.S. Gupta, R. Senani, "Grounded Capacitor SRCOs using differential difference Complementary current feedback Amplifier," *IEE Proc. Circuits Devices Syst*, vol. 152, pp. 38-48, 2005.
- [9] H. Mostafa, A. M. Soliman, "A modified Realization of the OTRA," *Frequenz* 60 (2006) 70-76.
- [10] W. Tangsriat, S. Pisitchalermping, "CDBA-based Quadrature Sinusoidal Oscillator," *Frequenz*, vol. 61, pp. 102-104, 2007.
- [11] M. Kumngern, P. Lamun, "All pass Section-Based Mixed-Mode Quadrature Sinusoidal Oscillator, *International Conference on Control System*," Computing and Engineering, (Penang, Malaysia, 2013), pp.226-229.
- [12] J. Bajer, J. Vavra, D. Biolek, "Voltage-Mode Quadrature Oscillator using VD-DIBA Active Elements," *Asia Pacific Conference on Circuits and Systems (APCCAS) IEEE*, (Ishigaki 2014), pp.197 – 200.
- [13] M. Kumngern, A. Auttapat, K. Dejhan, "DDCCTA-based Quadrature Oscillator," *Eleventh International Conference on ICT and Knowledge Engineering*, (Bangkok, Thailand, 2013), pp. 1-4.
- [14] H. P. Chen, M. Y. Hsieh, C. C. Lin, W. Y. Huang, "CFOA-based Quadrature Oscillator Employing Grounded Capacitors, Information Science," *Electronics and Electrical Engineering (ISEEE)*, vol. 1, pp. 470 – 473, 2014.
- [15] J. W. Horng, C. L. Hou, C. M. Chang, W. Y. Chung, H. W. Tang, Y. H. "Wein Quadrature Oscillators using CCII's," *Int. J. Electron. Commun*, vol. 92, pp. 21-31, 2005.
- [16] P. Promme, K. Dejhan, "An Integrable Electronic Controlled Sinusoidal Oscillator using CMOS Operational Transconductance Amplifier," *Int. J. Electron*, vol. 89, pp. 365-379, 2002.
- [17] T. Hajder, "Higher Order Loops Improve Phase Noise of Feedback Oscillators," *Applied Microwave and Wireless*, vol. 14, pp. 24-30, 2002.
- [18] J. W. Horng, "Current-Mode third-Order Quadrature Oscillator using CDTAs," *Active and Passive Electronic Components*, vol. 2009 Article ID 789171, pp. 1-5, 2009.
- [19] J. W. Horng, "Quadrature Oscillators using Operational Amplifiers," *Active and Passive Electronic Components*, vol. 2011, Article ID 320367, pp. 1-4, 2011.
- [20] J. W. Horng, "Current/ Voltage Mode third Order Quadrature Oscillator Employing two Multiple Outputs CCII's and Grounded Capacitor," *Indian J. Pure Appl. Phys*, vol. 49, pp. 494-988, 2011
- [21] S. Maheshwari, I. A. Khan, "Current Controlled third Order Quadratureoscillator," *IEE Proc., Circuits Devices Syst*, vol.152, pp. 605-7, 2005.
- [22] S. Maheshwari, I. A. Khan, "Current Controlled third Order Quadrature Oscillator," *IET Circuits Devices Systems*, vol. 4, pp.188-95, 2010.
- [23] S. Maheshwari, R. Verma, "Electronically Tunable Sinusoidal OscillatorCircuit," *Act. Passive Electron. Compon*, vol. 2012, Article ID 719376, pp. 1-6, 2012.
- [24] S. Maheshwari, "Analogue Signal Processing Applications using a new Circuit Topology," *IET Circuits Devices Syst*, vol. 3 pp. 106-115, 2009.



- [25] J. W. Horng, H. Lee and J. Y Wu, "Electronically Tunable third-Order Quadrature Oscillator using CDTAs," *Radioengineering*, vol. 19 ,pp. 326–330, 2010.
- [26] R. Pandey, N. Pandey and S. K. Paul, "MOS-C third Order Quadrature Oscillator using OTRA," *Third International Conf. on Communication and Computer Technology, ICCCT*, (Allahabad,India,2012), pp.77–80.
- [27] S. Lawanwisut and M. Siripruchyanun, "High Output-Impedance Current-Mode third-Order Quadrature Oscillator based on CCCCTAs," *TENCON 2009-2009 IEEE Region 10 Conf*, (Singapore,2009), pp. 1–4.
- [28] A. Kwawsibsam, B. Sreewirote, W. Jaikla, "Third-order Voltage-Mode Quadrature Oscillator using DDCC and OTAs," *Int. Conf. on Circuits, System and Simulation*, vol. 7, (Singapore,2011), pp.317–321.
- [29] M. Kumngern, S. Junnapiya, "Current-Mode third-Order Quadrature Oscillator using Minimum Elements," *Int. Conf. on Electrical Engineering and Informatics*, (Bandung ,Indonesia, 2011), pp.1–4.
- [30] D. Duangmalai, W. Jaikla, "Realization of Current-Mode Quadrature Oscillator based on third order Technique," *ACEEE Int. J. Electr. Power Eng*, vol. 2 , pp. 46–49,2011.
- [31] N. Pandey, R. Pandey, "Approach for third Order Quadrature Oscillator Realisation," *IET Circuits Devices Syst*, vol. 9(3), pp. 161 – 171, May 2015.
- [32] B. Nagar, S. Paul, "Voltage Mode third Order Quadrature Oscillators using OTRAs," *Analog Integrated Circuits and Signal Processing*, vol. 88, no. 3, pp. 517-530, 2016.
- [33] A. Gökçen, S. Kılınc, U. Çam, "Second Order Analog Filter Design Using a Single OTRA suitable for integration," *Signal Processing and Communications Applications IEEE* ,2007.
- [34] M. Bothra, R. Pandey, N. Pandey, S. K. Paul, "Operational TransResistance Amplifier Based Tunable Wave Active Filter," *Radioengineering*, vol. 22 , pp. 159-166,2013.
- [35] B. Razavi, "Analysis, Modeling and Simulation of Phase Noise in Monolithic Voltage Controlled Oscillators," *IEEE Custom Integrated Circuits Conference*, pp. 323–326. 1995.
- [36] B. Razavi, "A Study of Phase noise in CMOS Oscillators,"*IEEE Journal of Solid State Circuits*, vol. 31,no.3 pp.2014–2021. 1996.
- [37] M.Hamiane, "A CMOS-based Analog Function Generator: HSPICE Modeling and Simulation,"*International Journal of Electrical and Computer Engineering (IJECE)*,vol. 4, no. 4, pp. 532-538, August 2014.
- [38] P. Nugroho, Ramesh K. Pokharel, H.Kanayaand K.Yoshida "A 5.9 GHz Low Power and Wide Tuning Range CMOS Current-controlled Ring Oscillator," *International Journal of Electrical and Computer Engineering (IJECE)*,vol 2, No 3,June 2012.

## BIOGRAPHIES OF AUTHORS



**Gurumurthy Komanapalli** received his B.Tech. (Electronics and Communication) from Avanthi Institute of Engineering & Tech,JNTU Kakinada, Andhrapradesh and his MTECH in VLSI design from Delhi Technological University((formerly Delhi College of Engineering), New Delhi in 2014 and Currently he is pursuing his Doctorate from Delhi Technological University. His research interests are in analog circuit design and microelectronics.



**Neeta Pandey** received her M.E. in Microelectronics from Birla Institute of Technology and Sciences, Pilani andPh.D. from Guru Gobind Singh Indraprastha University, Delhi. She has served in Central Electronics Engineering Research Institute, Pilani, Indian Institute of Technology, Delhi, Priyadarshini College of Computer Science, Noida and Bharati Vidyapeeth's College of Engineering, Delhi in various capacities. At present, she is assistant professor in ECE department, Delhi Technological University. A life member of ISTE, and member of IEEE, USA, she has published papers in international, national journals of repute and conferences. Her research interests are in analog and digital VLSI design.



**Rajeshwari Pandey** received her B.Tech. (Electronics and Telecommunication) from J. K. Institute of Applied Physics, University of Allahabad in 1988 and her M. E. (Electronics and Control) from BITS, Pilani, Rajasthan, India in 1992. She has served BITS Pilani, AERF, Noida and Priyadarshini College of Computer Science, Noida in various capacities. Currently, she is assistant professor in Department of Electronics & Communication Engineering, Delhi Technological University, Delhi. Her research interests include analog integrated circuits and microelectronics.