

## The Effect of Different Dielectric Materials in Designing High Performance Metal-Insulator-Metal (MIM) Capacitors

M. A. Zulkifeli<sup>1</sup>, S. N. Sabki<sup>2</sup>, S. Taking<sup>3</sup>, N. A. Azmi<sup>4</sup>, S. S. Jamuar<sup>5</sup>  
<sup>1,2,3,4,5</sup> School of Microelectronic, Universiti Malaysia Perlis, Malaysia

---

### Article Info

#### Article history:

Received Jan 24, 2017

Revised Mar 30, 2017

Accepted Apr 15, 2017

---

#### Keyword:

Breakdown voltage

Dielectric material

MIM capacitor

Passive silicon devices

TCAD simulation

---

### ABSTRACT

A Metal-Insulator-Metal (MIM) capacitor with high capacitance, high breakdown voltage, and low leakage current is aspired so that the device can be applied in many electronic applications. The most significant factors that affect the MIM capacitor's performance is the design and the dielectric materials used. In this study, MIM capacitors are simulated using different dielectric materials and different number of dielectric layers from two layers up to seven layers. The effect of the different dielectric constants ( $k$ ) to the performance of the MIM capacitors is also studied, whereas this work investigates the effect of using low- $k$  and high- $k$  dielectric materials. The dielectric materials used in this study with high- $k$  are  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$ , while the low- $k$  dielectric materials are  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$ . The results demonstrate that the dielectric materials with high- $k$  produce the highest capacitance. Results also show that metal- $\text{Al}_2\text{O}_3$  interfaces increase the performance of the MIM capacitors. By increasing the number of dielectric layers to seven stacks, the capacitance and breakdown voltage reach its highest value at 0.39 nF and 240 V, respectively.

Copyright © 2017 Institute of Advanced Engineering and Science.  
All rights reserved.

---

### Corresponding Author:

---

## 1. INTRODUCTION

Metal-insulator-metal (MIM) capacitors are widely used in many electronic applications. One of the application is for high voltage, low current power supply module, whereas, for this device application, MIM capacitors are required to exhibit agreeable electrical properties such as high capacitance density, sufficient resistance to dielectric breakdown which lead to high breakdown voltage, voltage linearity characteristics and low leakage current. By the year 2018, according to the International Technology Roadmap Semiconductor (ITRS) recommendations, higher capacitance density of  $> 5\text{fF}/\mu\text{m}^2$  and lower leakage current density of  $< 10\text{nA}/\text{cm}^2$  have to be achieved [1].

A standard MIM capacitor consists of two or more dielectric materials sandwiched between electrode and silicon substrate. Silicon dioxide and silicon nitride are dielectric materials commonly used in conventional MIM capacitors [2]-[7]. Although the dielectric can provide excellent voltage linearity properties and low-temperature coefficients, their capacitance density will be limited due to low dielectric constants (3.9 for  $\text{SiO}_2$  and 7.5 for  $\text{Si}_3\text{N}_4$ ). With the advancement in process integration and size scaling, MIM capacitor having a higher capacitance, breakdown voltage and lower leakage current can be produced. Therefore, adopting high- $k$  dielectric materials is highly suitable to enable the MIM capacitor to achieve optimal performance. It has always been an issue for dielectric material regarding its leakage current and ability to handle high voltage. In order to develop advanced MIM capacitor, the use of a high- $k$  material is a better solution.

Several of high- $k$  dielectric materials have been proposed to be included in the MIM capacitors to increase the capacitance and reduce the leakage current [8]-[12]. The first factor to achieve the high capacitance is by using high- $k$  dielectric materials, such as  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  which are widely used due to their high capacitance density, good thermal stability and high energy bandgap [13]-[17]. The second factor is when two or more dielectric materials are stacked or sandwiched, which lead to higher trapping probability [18]-[22]. This is due to the charge accumulation at the interface between the dielectrics as a result of differing conductivities [23].

In this paper, the study on multilayer dielectrics is performed based on dielectric layers/stacks with a low- $k$ /low- $k$  and high- $k$ /high- $k$  combinations for high voltage applications. In this study, the dielectric stacking is arranged started with two stacks up to seven stacks. The dielectric materials used in this work are  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  for low- $k$  dielectric stacking and  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  for high- $k$  dielectric stacking. The dielectric stacks are arranged with increasing number of layers in order to increase the device capacitance. The simulations are stopped at seven dielectric stacks due to the saturation in the capacitance value, which will be discussed in section 4.

## 2. SIMULATION METHODS

Sentaurus Device Editor or also known as SDE is used as a device structure editor. The software can simulate two-dimensional (2D) or three-dimensional (3D) process emulator to design electronic devices [24]. The device simulator, SDEVICE is used to perform tests and electrical characterization. This work applied drift-diffusion model with doping dependent mobility, doping dependent Shockly-Read-Hall (SRH) Auger and surface recombination for carrier transport and recombination. For the characterization, the applied bias is swept between 0 V to 300 V and a constant AC frequency of 1 MHz is applied to the capacitor.

## 3. SIMULATION OF THE DEVICE STRUCTURE

The MIM capacitor structure simulated in this work consists of aluminum (Al) as the metal contact and two different dielectric materials on a p-type silicon. Four different MIM capacitor designs are built using a different arrangement of dielectric stacks. The design of the four MIM capacitors is shown in Figure 1, which illustrates two, three, five and seven stacks of different dielectric layers. The dielectric materials used in this study with their dielectric constants and energy band gaps are listed in Table 1.

In this work,  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  layers are stacked in different arrangements as shown in arrangement 1 and 2 in Table 2. To compare the effect of different dielectric constants,  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  are used to replace the  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  layers and arranged in the same ways, as represented in arrangement 3 and 4 in Table 2.

The simulation is initially formed by building a 400 nm thick p-type silicon substrate doped with boron at a concentration of  $5 \times 10^{17}$  atoms/cm<sup>3</sup>. The dielectric layers are then deposited on the substrate based on the arrangement shown in Table 2 at 100 nm thickness for each layer. The MIM capacitor is finally completed by depositing 30 nm metal layer on the top.

The two, three, five and seven stacks of dielectric materials are significantly observed in this work. However, it is found that the four and six dielectric stacks produced different stacking arrangement, where the interface between the top dielectric and metal produces very small charges which lead to low breakdown voltage [23],[26]. Hence this four and six dielectric stacks are not suitable for high voltage application, and both arrangements are disregarded.

Table 1. Dielectric constants and energy band gaps of the dielectric materials

Dielectric material	Dielectric Constant ( $k$ )	Energy Bandgap (eV)
$\text{SiO}_2$ (O)	3.9	8.9
$\text{Si}_3\text{N}_4$ (N)	7.5	5
$\text{Al}_2\text{O}_3$ (A)	8.5	6.2
$\text{HfO}_2$ (H)	22	5.9

Table 2. The arrangement of dielectric layers/stacks in the MIM capacitor.

Arrangement	2 stack	3 stack	5 stack	7 stack
1	ON	ONO	ONONO	ONONONO
2	NO	NON	NONON	NONONON
3	AH	AHA	AHAHA	AHAHAHA
4	HA	HAH	HAHAH	HAHAHAH




Figure 1. MIM capacitors with (a) two, (b) three, (c) five and (d) seven layers of dielectric materials

#### 4. DEVICE CHARACTERIZATION AND PERFORMANCE

##### 4.1. Capacitance-Voltage (C-V) Characteristics

Capacitance-Voltage (C-V) measurement is performed to analyze the impact of voltage on capacitance. Figure 2 (a) shows the C-V measurement for all four (two, three, five and seven dielectric stacks) simulated MIM capacitors. It is indicated that the MIM capacitor with a combination of AH obtained the highest capacitance value of 0.1377 nF, which is greater than other capacitance obtained from HA, ON, and NO at 0.089 nF, 0.032 nF, and 0.026 nF, respectively.




Figure 2. C-V measurement for (a) two, (b) three, (c) five and (d) seven stacked of MIM capacitors.

It is suggested that the difference in the capacitance values are due to the different dielectric constants. As AH has higher dielectric constant, it produces higher capacitance compared to ON and NO arrangement. However, the capacitance value is higher for AH compared to HA. This is caused by the higher amount of charges in AH due to the interfaces between metal-dielectric ( $\text{Al}-\text{Al}_2\text{O}_3$ ) with high dielectric constant [23].

Figure 2 (b) shows the  $C$ - $V$  measurement of three dielectric layers where the highest capacitance obtained from the AHA arrangement is 0.312 nF. The capacitance obtained from the other designs are 0.254 nF for HAH, 0.197 nF for ONO and 0.158 nF for NON. It is obvious that the combination of O and N will produce lower capacitance, which is caused by the lower dielectric constants. This result is in agreement with the results obtained from Figure 2 (a). The result also shows that the AHA arrangement produces higher capacitance compared to HAH. As mentioned earlier, this occurs due to a number of charges that are introduced at the metal-dielectric interface, where Al-AHA interaction produces a higher amount of charges compared to Al-HAH [23].

Figure 2 (c) shows the capacitance for five dielectric layers which demonstrates that the AHAHA arrangement produces the highest capacitance. Based on the seven dielectric layers shown in Figure 2(d), the highest capacitance is obtained from the AHAHAHA arrangement. Therefore the interaction of charges introduced at the Al-A interface significantly affects the total capacitance for all two, three, five and seven dielectric layers in MIM capacitor.

Figure 3 summarizes the capacitance values obtained from Figure 2. As mentioned earlier, it is clear that the four different dielectric layers/stacks arranged as AH, AHA, AHAHA and AHAHAHA produced higher capacitance because the dielectric materials consist of high dielectric constants combination and charges. The AHAHAHA (seven dielectric layers) generated the highest capacitance due to the high number of dielectric layers which give rise to higher charges trapped between the interfaces of dielectric layers. However, it is found that more than seven dielectric layers caused no significant increment in the capacitance and the values are saturated. The  $\text{Al}_2\text{O}_3$  (A) that is placed in contact with the top metal, not only increase the number of charges but also has the ability to sustain higher voltage reliability than  $\text{HfO}_2$  [25].




Figure 3. Capacitance for two, three, five and seven dielectric stacks

#### 4.2. Current-Voltage (I-V) Characteristics

Figure 4 (a) shows the I-V characteristics for MIM capacitors with two stacks. It is indicated that the AH arrangement obtained the highest breakdown voltage of 98 V, which is greater than other breakdown voltages obtained from HA, ON, and NO at 80 V, 76 V, and 58 V respectively. This may be suggested by the difference in the dielectric constants and energy bandgaps [13]-[14]. As discussed previously, since it is in contact with the top metal and it has higher dielectric constant and energy bandgap than  $\text{HfO}_2$ , which cause the high breakdown voltage. The AH arrangement also causes the device to be able to sustain higher voltage stress compared to HA, ON and NO arrangements [25].

Figure 4 (b) shows the I-V characteristics of three dielectric stacks. It is observed that the highest breakdown voltage of 182 V is obtained from the AHA arrangement. The breakdown voltages obtained from other arrangements are 148 V for HAH, 135 V for ONO and 118 V for NON. With additional dielectric layer (3 layers), the arrangement of  $\text{Al}_2\text{O}_3$  (A) in contact with the top metal produced the highest breakdown voltage and this result is in agreement with the result obtained from Figure 4 (a). It is also obtained that this arrangement produces higher breakdown voltage compared to HAH.




Figure 4. I-V curves for (a) two, (b) three, (c) five and (d) seven stacked of MIM capacitor

Figure 4 (c) shows breakdown voltages for five dielectric stacks, which demonstrate that the AHAHA arrangement produces the highest breakdown voltage. From the seven dielectric stacks in Figure 4(d), the highest breakdown voltage is obtained from the AHAHAHA arrangement. It is suggested that the amount of charges introduced at the Al-A interface significantly affects the total voltage stress given to all two, three, five and seven stacks of dielectric materials.

Figure 5 summarizes the breakdown voltages obtained from Figure 4. As mentioned earlier, high breakdown voltages only obtained from the dielectric combination between A and H, in which all the four arrangements (two, three, five and seven stacks) produce higher breakdown voltages than dielectric combination of O and N. Two significant factors that suggest this are the higher energy band gaps and dielectric constants [25] of both dielectrics A and H, as shown in Table 1.




Figure 5. Breakdown voltages for two, three, five and seven dielectric stacks

Figure 5 also compares the breakdown voltages when the dielectric stacks are increased from two to seven. It is obtained that, the best dielectric materials to be on the top are SiO<sub>2</sub> (low-*k*) or Al<sub>2</sub>O<sub>3</sub> (high-*k*). Previous studies have proven that SiO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> which are higher in energy band gaps than Si<sub>3</sub>N<sub>4</sub> (low-*k*) and HfO<sub>2</sub> (high-*k*), allow the devices to operate at much higher voltages, frequencies, and temperatures [5],[6],[23],[26]. Hence this strengthens the analysis where the Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> lead to higher breakdown voltages than SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> at equivalent capacitance, as well as better resistance to electrical stress.

## 5. CONCLUSION

In this work, MIM capacitor using four different types of dielectric have been successfully designed and simulated using Synopsys Sentaurus TCAD tools. The results have demonstrated that higher capacitance can be achieved by using high-*k* dielectric. It has also found that a much greater capacitance value can be obtained with a suitable number of dielectric stacks, whereas this study has obtained that seven dielectric stacks produced the highest capacitance and breakdown voltage. It is also can be concluded that metal-dielectric (dielectric with high-*k* and high energy band gap) produced a high amount of charges, hence this lead to high capacitance value, high breakdown voltage and also better resistance against electrical stress. As in this study, it is found that Al<sub>2</sub>O<sub>3</sub> (A) in contact with the top metal produced the highest capacitance and breakdown voltage.

## ACKNOWLEDGEMENTS

The authors would like to thank the Semiconductor Physics and MEMS Lab in School of Microelectronic Engineering of Universiti Malaysia Perlis (UniMAP) Perlis, Malaysia for the Sentaurus software and workstation. Thank you also to the CREST research grant for covering the research cost and allowance and also to Mr. Wan Mokhdzani Wan Nurhaimi for correcting some of the language issues.

## REFERENCES

- [1] M. Graef, *et al.*, "International Technology Roadmap for Semiconductors 2.0," *European Semiconductor Industry Association*, 2015.
- [2] J. v. Dorp, *et al.*, "Dielectric layers suitable for high voltage integrated trench capacitors," *J. Vac. Sci. Technol. B*, vol/issue: 29(1), pp. 01AB04, 2011.
- [3] H. Johari and F. Ayazi, "High-Density Embedded Deep Trench Capacitors in Silicon with Enhanced Breakdown Voltage," *IEEE Transactions on Components and Packaging Technologies*, vol/issue: 32(4), pp. 808-815, 2009.
- [4] A. Aminulloh, *et al.*, "Novel Structure of Deep Trench Capacitor with Higher Breakdown and Higher Capacitance Density for Low Dropout Voltage Regulator," in *Power Electronics and Drive Systems (PEDS), 2013 IEEE 10th International Conference on*, pp. 389-392, 2013.
- [5] K. Allers, *et al.*, "Dielectric reliability and material properties of Al<sub>2</sub>O<sub>3</sub> in metal insulator metal capacitors (MIMCAP) for RF bipolar technologies in comparison to SiO<sub>2</sub>, SiN, and Ta<sub>2</sub>O<sub>5</sub>," in *Bipolar/BiCMOS and Technology Meeting*, 2003.
- [6] J. A. Babcock, *et al.*, "Analog Characteristics of Metal-Insulator-Metal Capacitors Using PECVD Nitride Dielectrics," *IEEE Electron Device Lett.*, vol/issue: 22(5), pp. 230-232, 2001.
- [7] G. Li, *et al.*, "Investigation of Charge Injection and Relaxation Multilayer Dielectric Stacks for Capacitive RF MEMS Switch Application," *IEEE Transactions on Electron Devices*, vol/issue: 60(7), pp. 2379-2378, 2013.
- [8] J. H. Klootwijk, *et al.*, "Ultrahigh Capacitance Density for Multiple ALD-Grown MIM Capacitor Stacks in 3-D Silicon," *IEEE Electron Device Lett.*, vol/issue: 29(7), pp. 740-742, 2008.
- [9] M. M. Kammerer, *et al.*, "Characterization and Modeling of Atomic Layer Deposited High-Density Trench Capacitors in Silicon," *IEEE Transactions on Semiconductor Manufacturing*, vol/issue: 25(2), pp. 247-254, 2012.
- [10] R. Karthik, *et al.*, "High-Performance Multi-Layer Metal-Insulator-Metal Capacitors for future Integrated Circuits," *IEEE International Conference on Nanotechnology*, pp. 460-463, 2015.
- [11] D. Kannadassan, *et al.*, "Modeling the Voltage Nonlinearity of High-K MIM Capacitors," *Solid-State Electronics*, vol. 91, pp. 112-117, 2014.
- [12] F. Mondom and S. Blonkowski, "Electrical Characterization and Reliability of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub> MIM Capacitors," *Microelectronics Reliability*, vol/issue: 43(8), pp. 1259-1266, 2003.
- [13] H. Y. Kwak, *et al.*, "Characterization of Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Sandwiched MIM Capacitor under DC and AC Stresses," Student Paper, 2011.
- [14] L. Kankate and H. Kliem, "Nonlinear Relaxational Polarization of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>," *Conference on Electrical Insulation and Dielectric Phenomena*, 2015.
- [15] H. Hu, *et al.*, "A High-Performance MIM Capacitor using HfO<sub>2</sub> Dielectrics," *IEEE Electron Device Lett.*, vol/issue: 23(9), 2002.
- [16] S. J. Ding, *et al.*, "Evidence and Understanding of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitors Outperforming Sandwich Counterparts," *IEEE Electron Device Lett.*, vol/issue: 25(10), 2004.

- [17] S. J. Ding, *et al.*, "RF, DC and Reliability Characteristics of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitors for Si RF IC Applications," *IEEE Transactions on Electron Devices*, vol/issue: 51(6), 2004.
- [18] S. J. Ding, *et al.*, "Atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Dielectrics for Metal-Insulator-Metal Capacitor Applications," *Applied Physics Letts*, vol. 87, 2005.
- [19] D. Bharti and S. P. Tiwari, "Improved Properties of MIM Capacitors using ALD Al<sub>2</sub>O<sub>3</sub> by Multi-Temperature Technique," *IEEE International Conference on Nanotechnology*, pp. 1015-1018, 2015.
- [20] S. A. B. Nasrallah, *et al.*, "Gate Leakage Properties in (Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>) Dielectric of MOS Devices," *Thin Solid Films*, vol. 517, pp. 456-458, 2008.
- [21] S. K. Lee, *et al.*, "Characterizing Voltage Linearity and Leakage Current of High-Density Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> MIM Capacitors," *IEEE Electron Device Lettr.*, vol/issue: 32(3), 2011.
- [22] D. Wu, *et al.*, "Structural and Electrical Characterization of Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> in strained SiGe," *Solid-State Electronics*, vol. 49, pp. 193-197, 2005.
- [23] I. S. Park, *et al.*, "Dielectric Stacking Effect of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> in Metal-Insulator-Metal Capacitor," *IEEE Electron Device Letters.*, vol/issue: 34(1), pp. 120-122, 2013.
- [24] Synopsys, "TCAD Overview," 2014. [http://www.synopsys.com/products/tcad\\_overview.pdf](http://www.synopsys.com/products/tcad_overview.pdf)
- [25] D. Schroder, "Electrical Characterization of Defects in Gate Dielectrics," 2003.
- [26] G. Wilk, *et al.*, "High-k gate Dielectrics: Current Status and Materials Properties Considerations," *Applied Physics Journal*, 2001.

## BIOGRAPHIES OF AUTHORS



**Muhammad Afif Zulkifeli** received the B.Eng degree in Electronic Engineering from Universiti Malaysia Perlis (UniMAP), Malaysia, in 2015. He is currently doing his M.Sc in Electronic Engineering (Research) at UniMAP since 2015. His research interest are in the area of high voltage application with focus on MEMS application.



**Syarifah Norfaezah Sabki** received the B.Sc. degree in Applied Physics from Universiti Kebangsaan Malaysia (UKM), Malaysia, in 2001, the M.Sc. degree in Solid-State Physics/Microelectronics from Universiti Sains Malaysia (USM), in 2004, and the Ph.D. degree in Physics (Nanoscience) from University of Nottingham, United Kingdom, in 2012. In year 2005, she joined Universiti Malaysia Perlis (UniMAP), Malaysia, where she is now a senior lecturer in the School of Microelectronic Engineering. Her research interests are in the areas of semiconductor physics, simulation and fabrication of micro- and nanoelectronic devices, experiment and simulation on graphene and graphene enhanced Raman scattering (GERS).



**Sanna Taking** received the B.Eng. degree in electrical, electronic, and systems engineering in 2001 and the M.Sc. degree in microelectronics in 2003 from the Universiti Kebangsaan Malaysia, Malaysia. She obtained her PhD degree in electronics and electrical in 2012 from the University of Glasgow, United Kingdom. Her doctoral research involved the development of GaN-based technology for high-frequency high-power applications. Since 2004, she is a lecturer with the Universiti Malaysia Perlis, Malaysia. Her current research interests include the development of new types of GaN-based HEMTs for power electronics and for RF applications, Silicon-based power semiconductor devices and simulation-based power amplifier (PA) designs.



**Nor Afiqah binti Azmi** received the B.Eng degree in Microelectronic Engineering from Universiti Malaysia Perlis (UniMAP), Malaysia in 2015. She is currently doing his M.Sc in Electronic Engineering (Research) at UniMAP since 2015. Her research interest are in the area of high voltage application with focus power electronic design.



**Sudhanshu Shekhar Jamuar** received the B.S. degree in Electronics and Communication Engineering from Bihar Institute of Technology, Sindri, India, in 1967, the M.Tech degree in Electronic Engineering from Indian Institute of Technology, Kanpur, India, in 1970, and the Ph.D. degree in Electrical and Electronic Engineering from Indian Institute of Technology, Kanpur, India, in 1977. In year 2013, he joined the Universiti Malaysia Perlis (UniMAP), Malaysia, where he is a former Professor in the School of Microelectronic Engineering. His research interest are in the areas of analogue and digital circuit design, instrumentation systems and communication systems. Prof. Jamuar is a 2000 and 2003 recipient of Best Paper Award, IETE Student Journal, and completed a US and Taiwan patent in analogue circuit design area. He served as a senior member in IEEE and fellow in the Institution of Electronics and Telecommunication Engineers, New Delhi (India).