A Fuzzy Logic Control Strategy for Buck PFC Converter Based 4- Switch VSI Fed BLDC Motor Drive

V. Ramesh, Y. Kusuma Latha

Department of Electrical and Electronics Engineering, K L University, Vaddeswaram, India

Departement of Electrical and Electronics Engineering, K L University, Vaddeswaram, Guntur Dt, Andhra Pradesh, India - 522502. Email: rameshvaddi6013@kluniversity.in

1. INTRODUCTION

Efficiency and cost are the major concerns in the development of low-power motor drives targeting household applications such as fans, water pumps, blowers, mixers, etc [1],[2]. The use of the brushless direct current (BLDC) motor in these applications is becoming very common due to features of high efficiency, high flux density per unit volume, low maintenance requirements, and low electromagneticinterference problems. These BLDC motors are not limited to house hold applications, but these are suitable for other applications such as medical equipment, transportation, HVAC, motion control, and many industrial tools [3],[4]. The BLDC motor is also known as an electronically commutated motor because an electronic commutation based on rotor position is used rather than a mechanical commutation which has disadvantages like sparking and wear and tear of brushes and commutator assembly [5],[6]. Power quality problems have become important issues to be considered due to the recommended limits of harmonics in supply current by various international power quality standards such as the International Electro technical Commission (IEC)61000-3-2 [7],[8]. Hence, a diode bridge rectifier followed by a power factor corrected (PFC) converter is utilized for improving the power quality at ac mains. Many topologies of the single-stage PFC converter are reported in the literature and gained importance because of high efficiency as compared to two-stage PFC converters due to low component count and a single switch for dc link voltage control and PFC operation [9],[10].

In similar stage power conversion, the single phase AC supply through diode bridge rectifier followed by DC link capacitor is used to drive the BLDC motor [11]. The capacitor draws high pulsed current with a peak greater than fundamental input AC mains current due to the uncontrolled charging of capacitor [12],[13]. The Back EMF waveform of BLDC motor is trapezoidal in shape. And the stator current waveforms are rectangular in shape. Hysteresis current control is employed to maintain the actual motor

ֺֺ

currents close to rectangular reference value [14],[15]. In the speed control loop PI controller normally used to make the motor to run at desired speed. For effective control of speed, PI controller replaced by fuzzy controller .The Fuzzy control controller over comes the limitation of PI controller.

In this paper, a fuzzy control scheme for Buck PFC Converter based Four switch VSI Fed BLDC Motor Drive has been proposed and detail are discussed in section 2.PI and Fuzzy controller details are presented in section 2.1 and section 2.2, section 4 elaborates the simulation of the proposed control strategy of drive system and results are illustrated with the help of graphical representation of performance characteristics for different operating conditions.

2. BUCK PFC CONVERTER FOR FOUR SWITCH VSI FED PMBLDCM DRIVE

The Figure 1 shows the Buck PFC converter for four switch VSI fed BLDC motor drive system. The control scheme employs hysteresis current control techniques to produce gating pulses for VSI switches. The proposed control scheme is low cost and switching losses are also less and also reduced torque ripple, voltage stress and fast dynamic response. The variable DC output of bridge rectifier is fed to Buck –PFC converter. The output of the Buck-PFC converter is given to two leg VSI inverter which drives BLDC motor. The power factor correction control scheme is based on the principle of current multiplier approach. This involves the presence of current loop inside speed control loop, in case of continuous conduction of the converter. The control loop starts with processing of speed obtained by comparing the actual, speed with the desired reference speed. The error is fed to the PI / Fuzzy controller to obtain the reference torque and compared with actual torque of BLDC motor, to produces resultant torque error which is multiplied with suitable constant and amplified in order to provide input to reference current block. The reference current is compared with phase a current which in hysteresis current controller and the hysteresis current controller generates pluses for operation of two leg inverter, a rate limiter is introduced, which limits the current within specified limits.

Figure 1. Buck PFC Converter for VSI Fed PMBLDCM Drive

2.1. Proportional- Integral (PI) Control

PI is a combination of integral and proportional terms which reduces the steady state and increases the response time of speed control.PID controller is modified by eliminating the derivative terms and the resulting controller is PI controller shown in Figure 2.

A Fuzzy Logic Control Strategy for Buck PFC Converter Based 4-Switch VSI Fed (V. Ramesh)

Coming to the working of the PI controller the K_p and K_i values are the respective proportional and integral values of the controller are firstly given assumed values of K_p and K_i respectively. These values are been tuned to the desire values such that the error is minimum and this estimation is done by the error between the output and the set value (desired value).

2.2. Fuzzy Controller

Figure 3 fuzzy logical controller is an advanced controlled using multi valued logical. It is works on the principle of rule based system. It involves two processes namely fuzzification and defuzzication. Fuzzication involves the process of transforming a constant value into linguistic variable while defuzzication deals with hienstic variable conversion to constant value. In other words defuzzication is the inverse process of fuzzication of each input in graphical form. Bell shaped fuzzy member ship functions are used in the proposed work. The inputs to the fuzzy logic controller are speed error and rule of change of speed error and output is reference torque.

Figure 4 show simulink diagram implementation of Fuzzy logic controller (FLC). The rule base system is incorporated is simulink block of fuzzy logic controller. The member ship function considered here are triangular shape. The following are various linguistic terms for the FLC:

- \triangleright Negative Big (NB)
- \triangleright Negative Medium(NS)
- \triangleright Zero (Z)
- Positive Medium (PM)
- Positive Big (PB)

Figure 3. Block diagram of fuzzy logic controller Figure 4. Simulink diagram of fuzzy logical control

After assigning the input, output ranges to define fuzzy sets, mapping of each of the possible seven input fuzzy values of speed deviation, active power deviation to the seven output fuzzy values is done through a rule base. The input and output membership functions are shown in Figure 5 and Figure 6 respectively.

NB NM Z PM PB 1 0.8 Degree of membership membershir 0.6 Ω **Denree** Ω C -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 Cerror

Figure 5. Membership functions for input error Figure 6. Membership functions for change in 'cerror'

Table 1. Rule base for Fuzzy Controller for 4- switch three phase VSI fed Fuzzy speed control drive PMBLDC motor

Rules base:

- **1.** If error in NB and cerror is NB, output is NB
- **2.** If error is NB and c error is NM, output is NB
- **3.** If error is NB and cerror is Z ,output is NB
- **4.** If error is NB and cerror is PM ,output NM
- **5.** If error is NB and cerror is PB, output Z.Similarly the remaining other rules are written in Similar fashion which are tabulated in Table 1.

2.3. Modes of operations of proposed BUCK PFC converter

In this section, the proposed converter operates in CRM will be analyzed in detail. To simplify the analysis, the transitions between the switches and the output diode *Do* are omitted. After that, there still exist eight operation stages in a line period. Figure8. show the equivalent circuits of the stages.

2.3.1. Positive Buck-Boost Operation Mode

At the point when the information voltage Vac is in positive half cycle and the greatness of Vac is littler than Vo, the proposed converter works in buck-help mode. Amid this mode, switch Q_1 keeps OFF and switch $Q₂$ continues exchanging. There are two stages when the proposed converter works under these modes **Mode 1:**

When switch Q_2 is ON the proposed converter works in mode-1. The equal circuit of this stage is indicated in Figure 8(a). The inductor L is charged by V_{ac} through D_1 and D_6 , and ill builds amid this stage.

Mode 2:

When switch $Q₂$ is OFF the proposed converter works in mode-2. The comparable circuit of this stage is demonstrated in Figure 8(b). The inductor L is released by Vo through Do, and il declines amid this stage.

2.3.2. Positive Buck Operation Mode

At the point when the information voltage V_{ac} is in positive half cycle and the greatness is bigger than V_0 , the proposed converter works in buck mode. Amid this mode, switch Q_2 keeps OFF and switch Q_1 continues exchanging. There are two stages when the proposed converter works under this modes.

Mode 3:

When switch O_1 is ON, the proposed converter works in mode- 3. The proportional circuit of this stage is demonstrated in Figure 8(c). The inductor L is charged by $V_{ac} - V_0$ through D_1 and D_4 , and il builds amid this stage.

Mode 4:

When switch Q_1 is OFF, the proposed converter works in mode- 3. The equal circuit of this stage is same as that of mode- 2, as indicated in Figure 8(b). The inductor L is released by V_0 through D_0 , and il declines amid this stage. At the point when the data voltage V_{ac} is in negative half cycle, there likewise exist two operation modes of negative buck-help operation mode and negative buck operation mode of the proposed converter. The negative operation methods can likewise be divided into four operation stages characterized as stages, and the proportionate circuits incorporate.

Figure 8(b), (d), and (e). The negative half cycle operation methodologies of the proposed converter are like those of the positive half cycle. For effort lessees, the negative operation procedures are not portrayed in point of interest here. An enhanced COT control is requested the proposed buck PFC converter to compel it that works in CRM, as indicated in Figure 9.

Figure 8. Operation of the proposed converter in different modes

Figure 9. Key waveforms in the improved COT control diagram

The yield voltage is caught with a level-movement circuit framed by a high-voltage transistor Q_2 and the resistors Ra1∼Ra3. Some key waveforms are indicated in Figure 9. As demonstrated in Figure 9, the control indicator V_{ph} used to control the converter either in buck mode or buck-help mode is attained by contrasting the distinguished V_{in} sign V_{in} and a voltage reference $V_{boundary}$. Typically, $V_{boundary}$ is situated to reflect the yield voltage V_0 with the same proportion as that V_{in} reflects V_{in} . V_{ph} is high rationale when V_{in} is higher than V_{boundary} and is low rationale when V_{in} is lower than V_{boundary} . The located yield sign VFB is sent to higher than V_{boundary} . the negative data of the lapse speaker U_f . The slip in the middle of VFB and the set reference V_{ref} is increased by the recompense organizes Cf and an opened up mistake sign V_{comp} is accomplished. The dc voltage sign V_{comp} connected to control the conduction period T_{ON} is attained from V_{comp} through a control systems framed by resistors R_1 and R_2 and switch S_1 . Switch S_1 is controlled by the control indicator V_{ph} . The proposed converter works in buck mode when S_1 is OFF and works in buck support mode when S_1 is ON. V_{comp} is a step capacity controlled by V_{ph} .

The zero-intersection purpose of the inductor current il is discovered by the helper slowing down the inductor L. This inductor current zero-crossing location indicator VZCD might be connected in both buck and buck-support modes. At the point when the inductor current il tumbles to zero, the yield voltage assistant slowing down begins to fall. When VZCD tumbles to zero, the yield of comparator UC_2 hops from low level to abnormal state. This level move sets the driving sign from low level to abnormal state. As indicated by the previously stated dissection, the climbing incline of V_{sav} is steady because of the consistent current source I1 charging amid the entire line period. Accordingly, the ON-time (T_{ON}) of the switches is dictated by V_{comp} relatively. More diminutive estimation of k prompts littler T_{ON} and more modest crest estimations of il when the proposed converter is working in buck-help mode. As indicated in Figure.9 the driving signs V_{gl} and V_{g2} are controlled by V_{ph} for the distinctive operation modes on the other hand. Diverse coefficient k brings about the distinctive PF amendment execution and the general productivity.

2.4. Harmonics Analysis

As per the control plan demonstrated in, the normal data current iac in the half line cycle could be communicated in

$$
t_{\alpha\beta}(\theta) = \begin{cases} \frac{I_{P1}(\theta) \times V_0}{2\sqrt{2}V_{\alpha\beta} \sin\theta} & \theta_0 \le \theta \le \pi - \theta_0 \\ \frac{I_{P2}(\theta) \times V_0}{2\sqrt{2}V_{\alpha\beta} \sin\theta} & (0 \le \theta < \theta_0) \text{ and } (\pi - \theta_0 < \theta \le \pi) \end{cases} \tag{1}
$$

Where θ_0 is the limit edge between buck-support mode and buck mode

$$
\theta_0 = \arcsin \frac{\mathbf{F}_{\text{boundary}}}{\mathbf{F}_{\text{fin}}^*}
$$

Also $i_{n1}(\theta)$ and $i_{n2}(\theta)$ are the crest estimations of il under buck mode and buck-buck mode, individually

$$
i_{p1}(\theta) = \frac{\sqrt{2} \times \text{sgn} \theta - V_0}{L} \times T_{\text{GW}}
$$

\n
$$
i_{p2}(\theta) = \frac{\sqrt{2} \times \text{sgn} \theta}{L} \times k \times T_{\text{GW}}
$$
 (2)

2.5. PMBLDC Motor

The windings of a BLDC Motor modelled as a series combination of R L and speed depends on the voltage source, which is known as the back EMF The BLDCM has three phases and those phase voltages are given by the equations. A PMBLDC Motor has three stator phase windings connected in a stator manner. Figure 10 shows the equivalent circuit of a PM BLDC Motor.

Figure 10. Equivalent circuit of a VSI-fed PMBLDC Motor

$$
V_{ao} = \text{Ri}_a + L\frac{di_a}{dt} + e_a + V_{no}
$$
\n
$$
\tag{3}
$$

$$
V_{bo} = \text{Ri}_b + L\frac{di_b}{dt} + e_b + V_{no}
$$
\n
$$
\tag{4}
$$

$$
V_{co} = \text{Ri}_c + L\frac{di_c}{dt} + e_c + V_{no}
$$
\n
$$
\tag{5}
$$

Table 2. VSI switching sequence based on the Hall Effect sensor signal

$\mathbf{11a}$	H_b	H_c	E_a	Еh	Еc	52	33	-4	دى	
			v							
				-1	$+$					
			-1	$+1$						
			-1	v	$+1$					
		$\bf{0}$	$+1$	v	- 1					
			$+1$	-1						
			0	$+1$	- 1					

Equation (1) $\&$ (2) $\&$ (3) Where

 V_A Voltage of phase =A, V_B Voltage of phase= B,

 V_c Voltage of phase =C, I_A Current of phase =A, I_B Current of phase =B,

 I_c Current of phase = C, = Stator resistance,

 e_a = Phase "A" stator flux linkages, e_b = Phase "B" stator flux linkages , e_c = Phase "C" stator flux linkages

 e_a = Phase "A" back EMF e_b =Phase "B" back EMF, e_c = Phase "C" back EMF

The shape of the currents should in Rectangular waveform and must be in phase with the corresponding phase back EMF in Table-2. If the self and mutual inductance around the air gap are consider to be constant, then there will be a direct relation between the applied source voltage to the phase terminals (V) and the

induced back EMF (E) is given by equation(3) and the electromagnetic torque (Te) in N.M is given by equation (4).

$$
W_e(n) = W_r(n)^* - W_r(n)
$$
\n(6)

The new value of torque reference is given by

$$
T(n) = T_{(n-1)} + K_p W_e(n) - W_e(n-1) + K_1 W_e(n)
$$
\n(7)

where We=Rotor mechanical speed.

3. RESULTS AND DISCUSSION

3.1. Buck PFC converter with 4-switch three phase VSI fed speed control of PI and Fuzzy logical control PMBLDC motor drive

(a) Speed control of PI (b) Speed control of Fuzzy logical control

Figure 11. Simulink diagram for speed control of Buck PFC converter six switch 4- switch three phase VSI fed PMBLDC Motor employing PI and Fuzzy control

3.2. No load condition

 Figure 12. Performance characteristics of Buck PFC converter with **4- switch** VSI fed PMBLDC Motor are shown for a speed of 1000 RPM at No load (TL = 0 N-m)

A Fuzzy Logic Control Strategy for Buck PFC Converter Based 4-Switch VSI Fed (V. Ramesh)

Figure 12 shows the back EMF stator current and torques initially exhibit some fluctuations but slowly settle down to steady state value. With fuzzy logic controller, the wave shapes of the performance measures are smoothened with no negative peaks or variations .In the whole in case of No load condition, fuzzy logical control of 4-switch VSI fed PMBLDC motor drive exhibits superior performance compared to its counterparts.

3.3. Application of Load

Controller Controller

Figure 13. Performance characteristics of Buck PFC converter with **4-switch** VSI fed PMBLDC Motor are shown for a speed of 1000 RPM under load condition at 0.3secs (TL = 0.5 N-m)

Figure 13 with PI control in case of 4-witch cases the fluctuations are maximum at starting and gradually reduced with PI control. With the fuzzy control, the smooth control is observed with les deviations onnegative side. Summarizing the above, we have for laded condition, 4-switch VSI fed PMBLDC motor employing Fuzzy control exhibits better performance compared to reset of the configuration.

3.4. Dynamic response at No load condition

 (a) Motor performance waves response with PI (b) Motor performance waves response with Fuzzy Controller Controller

Figure 14 shows with PI control, in case of 4-switch configuration, during dynamic response ,the fluctuation in current and torque are more, where as using Fuzzy control, the fluctuations are minimized and the wave shapes are improved. With PI control in case of 4-switch configuration the fluctuation during dynamic response are reduced. Further using fuzzy logical control, 4-switch configuration exhibits significantly better performance when compared PI control and also 4-switch based configuration with Fuzzy and PI controllers.

3.5. Dynamic response Application of Load

Figure 15.Performance characteristics of Buck PFC converter with **4- switch** VSI fed PMBLDC Motor are shown for a speed change of 1000 RPM to 500 RPM at 0.3secs under loaded condition (TL = 0.5 N-m)

Figure 15 shows, in case of with 4-switch configuration PI control during dynamic performance under loaded condition, the fluctuation in stator current and torque are maximum among all configuration with Fuzzy control, the deviation are reduced. In case of 4-switch configuration with PI control the fluctuation in the performance measures are lesses. When compared 4-switch configuration. Further with deployment of Fuzzy logical, the deviation is further mitigated and fine control of speed is achieved. In other words, 4-switch configuration with Fuzzy control ideal for efficient and smooth speed control.

4. CONCLUSION

In this paper, an improved buck power factor of PMBLDC motor with 4 switch VSI fed PMBLDC motor was proposed. The performance evaluation of the proposed control strategy has been analyzed under different operating conditions. The effectiveness of the proposed control scheme is that there is minimization of fluctuation in stator current and output torque.

REFERENCES

- [1] Y. C. Hsieh, *et al.*, "An interleaved boost converter with zero-voltage transition," *IEEE Trans. Power Electron*, vol/issue: 24(4), pp. 973–978, 2009.
- [2] H. E. A. Ibrahim , *et al.*, "Optimal PID control of a brushless DC motor using PSO and BF techniques," *Ain Shams Engineering Journal*, vol. 5, pp. 391–398, 2014.
- [3] X. Xie, *et al.*, "An Improved Buck PFC Converter with High Power Factor," *IEEE Transactions on Power Electronics*, vol/issue: 28(5), 2013.
- [4] V. Ramesh and Y. K. Latha, "An Interleaved Boost Converter Based PFC Control Strategy for BLDC motor," *International Journal ofElectrical and Computer Engineering*, vol/issue: 5(5), pp. 957-966, 2015. ISSN: 2088- 8708.
- [5] V. Bist and B. Singh, "An Adjustable-Speed PFC Bridgeless Buck–BoostConverter-Fed BLDC Motor Drive," *IEEE Transactions ON Industrial Electronics*, vol/issue: 61(6), 2014.
- [6] V. Ramesh and Y. K. Latha, "A Soft Switching Control Strategy Based on Interleaved Boost Converter for BLDC Motor Drive," *International Journal of Power Electronics and Drive Systems*, vol/issue: 6(3), pp. 516-523, 2015. ISSN: 2088-8694.
- [7] S. Singh, *et al.,* "A Voltage-Controlled PFC Cuk Converter-Based PMBLDCM Drive for Air-Conditioners," *IEEE Transactions on Industry Applications*, vol/issue: 48(2), 2012.
- [8] Y. Fei, *et al.*, "Interleaved critical currentmode boost PFC converter with coupled inductor," *IEEE Trans. PowerElectron.*, vol/issue: 26(9), pp. 2404–2413, 2011.
- [9] M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC rectifier withreduced components and conduction losses," *IEEE Trans. Ind. Electron.*, vol/issue: 58(9), pp. 4153–4160, 2011.
- [10] E. H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses," *IEEE Trans. Ind. Electron.*, vol/issue: 56(4), pp. 1147–1157, 2009.
- [11] M. A. Al-Saffar, *et al*., "Integrated buck–boostquadratic buck PFC rectifier for universal input applications," *IEEE Trans.Power Electron.*, vol/issue: 24(12), pp. 2886–2896, 2009.
- [12] Y. Fei, *et al*., "Interleaved critical currentmode boost PFC converter with coupled inductor," *IEEE Trans. PowerElectron.*, vol/issue: 26(9), pp. 2404–2413, 2011.
- [13] T Sutikno, NRN Idris, NS Widodo, A Jidin. "FPGA Based a PWM Technique for Permanent Magnet AC Motor Drives," *International Journal of Reconfigurable and Embedded Systems*. 2012; 1(2): 43-48.
- [14] V. Ramesh and Y. K. Latha, "PFC-based Control Strategies for Four Switch VSI fed BLDC Motor," *Indian Journal of Science and Technology*, vol/issue: 8(16), pp. 1-6, 2015. ISSN (Print) : 0974-6846 ISSN (Online): 0974- 5645**.**
- [15] T. Raghu, *et al.*, "SEPIC Converter based-Drive for Unipolar BLDC Motor," *International Journal of Electrical and Computer Engineering (IJECE)*, vol/issue: 2(2), pp. 159~165, 2012. ISSN: 2088-8708.

BIOGRAPHIES OF AUTHORS

V. Ramesh received his B.Tech degree in Electrical & Electronics Engineering from Vaagdevi Institute of Technology and Science, Proddatur, India and M.Tech degree from Sreenivasa Institute of Technology and Management Studies, Chittor, India in 2008 and 2013 respectively.He is presently pursing Ph.D in K L University, Vaddeswaram, India. His areas of interest are Power Electronics & Drives.

Y. Kusuma Latha received the B.E (Electrical and Electronics Engineering) degree from Nagarjuna University, Guntur.A.P, India, M.Tech degree from Jawaharlal Nehru Technological University, Anantapur, India in 2000 and 2004 respectively. She received her Ph.D degree from Jawaharlal Nehru Technological University, Anantapur, in 2011. She is presently working as an Professor, Department of EEE, K L University, Green Fields, Vaddeswaram, Guntur District. Her areas of interest are Power Quality, Harmonic mitigation techniques, Active power filters and DSP Controllers.