

Evaluation of Various Digital Controllers for Forward Converter with Active Clamp

Ravindra Janga, Sushama Malaji

Department of Electrical and Electronics Engineering, JNT University, Hyderabad, India

Article Info

Article history:

Received Apr 11, 2016

Revised Jun 30, 2016

Accepted Jul 14, 2016

Keyword:

Active clamp

Digital controller

Digital redesign

Forward converter

Voltage mode control

ABSTRACT

This research paper presents the design issues of digital Controllers for Forward Converter with Active Clamp circuit (ACFC). Brief review of Working Principle and mathematical modeling of the converter is first given. The importance of Digital Controllers for forward converter and design procedure is described in detail. And the validity of designed controllers and achievement of desired compensation is verified by the results of implemented digital controllers to Active clamp forward Converter (ACFC). Finally results are analyzed by applying disturbances at both Supply and Load ends of the converter. And the conclusions are made based on obtained results of Voltage Mode Controller (VMC) by comparing with the results of the Current Mode Controller (CMC).

Copyright © 2016 Institute of Advanced Engineering and Science.
All rights reserved.

Corresponding Author:

Ravindra Janga,

Research Scholar, Department of Electrical and Electronics Engineering,

Jawaharlal Technological University,

Hyderabad, Telangan State-500085, India.

Email: ravindrajanga@gmail.com

1. INTRODUCTION

With the continuous advancement of power electronic components such as power MOSFETs and MLCCs, a primary trend is moving towards high operating frequencies, which help in reducing the size and rating of magnetic components such as transformer and filter inductor. Also new design trends require power supplies with low voltages and high currents for Telecom Power Supply; Distributed Power supply Circuits etc. Forward converter is a promising topology for low and medium power applications where low voltages at high currents are required with higher efficiency [1-7]. Forward converter with active clamp is shown in Figure 1.




Figure 1. Forward Converter with Active Clamp

A Controller is required to get better performance from the converter. With the advance of microcontrollers/DSP, digital control is increasingly used in various applications of switch mode power converter systems. Digital control offers a number of advantages over analog control i.e high level of accuracy; it is easier to implement computational functions, more flexible in modifying the code for various applications, low cost and less sensitive to noise. The disadvantages, however, include sampling delay, limited computational power and control loop bandwidth. Nevertheless, as the price/performance ratio of digital processors continues to decline, digital controllers are becoming a viable and competitive option, especially in high end switching converter applications [8-9]. In [10], [15] some efforts have been made to improve the performance of the converter by designing analog controllers but no one is discussed regarding the design of digital controller for an ACFC eventhough it has more advantages.

The Main Objective of this Paper is to present design issues of digital controllers for isolated DC-DC Converter and to verify the validity of the designed controllers by applying disturbances. In Section 2, an outline of the Working Principle of the Converter is presented. Mathematical Modeling of the ACFC is presented in Section 3. Design procedure of the digital controllers for considered converter is presented in Section 4. In Section 5 Simulation Results and discussions are presented and finally, the conclusions are made about the designed controllers and is presented in Section 6.

2. PRINCIPLE OF OPERATION ACFC

The Brief review about the principle of operation [2] of the considered converter is presented by considering two states of the converter.

2.1. Power Transfer State

During this state power is transferred to secondary as the MOSFET, Q_1 is turned on at t_0 , the current ramps up in the magnetizing inductor. The secondary diode D_1 conducts and D_2 is blocked as shown in Figure 2. The lump capacitor C_r is discharged and V_{DS} of Q_1 is almost zero. The leakage inductor is crossed by the reflected output inductor current which peaks to I_m plus I_s/N as shown in Figure 2




Figure 2. ACFC During on State of Main Mosfet

2.2. Active Clamp State

This is the active clamp state where the transformer primary is reset. Although the schematic of Figure 3 shows an immediate reversal of the primary current, the transition from positive to negative current flow is actually smooth and had really began during the previous state when the magnetizing current had reached its maximum positive peak value. On the primary side, Q_2 is now fully turned-on as the difference between the input V_{in} and the clamp capacitor voltage is now applied across the transformer primary. Q_2 is subject to minimal conduction loss as only the magnetizing current is flowing through the channel resistance. Conversely, on the secondary side, D_2 is carrying the full load current through its channel resistance and is experiencing high conduction loss.




Figure 3. ACFC During off State of Main Mosfet

3. MATHEMATICAL MODELLING OF THE CONVERTER

To observe the behavior of the converter mathematical model of the converter is required. State space averaging is the most common technique to represent physical phenomena into mathematical form and is used here to model the ACFC. In deriving the state space model, the leakage inductance of the transformer L_r and the parasitic capacitance of the main switch, C_r are neglected [8-12]. It is assumed that the small letters denotes the time varying quantities, capital letters denote DC quantities and small letters with hat denotes small ac perturbations. Also, it is assumed that the converter is operating in continuous current mode. In continuous current mode (CCM) only two modes exist, i.e. when the power switches Q_1 is ON & Q_2 is OFF when switches Q_1 is OFF & Q_2 is ON and same has been shown in Figure 2 and in Figure 3. In order to examine the effect of load changes on the response of the converter, a current generator i_z is added in parallel with the load resistor. State Space Model of the converter is designed by considering the Magnetizing Current ' i_m ', clamp capacitor voltage ' v_c ', inductor current ' i ' and the output voltage ' v ' are the four elements of a state vector x , while the input vector u has v_{in} and i_z and by taking weighted average of two states of the converter. The state-space averaged model of the converter is

$$\begin{aligned} \dot{X} &= Ax + Bu \\ Y &= Cx \quad \text{Where } A = d A_{ON} + (1-d) A_{OFF}; B = d B_{ON} + (1-d) B_{OFF} \end{aligned} \tag{1}$$

We now perturb and linearize the converter wave form this quiescent operating point: Each variable is written as a sum of steady state or DC component and small signal or AC component as

$$\begin{aligned} x &= X + \hat{x}; u = U + \hat{u}; d = D + \hat{d} \\ \text{Where } \hat{x} &\ll X; \hat{u} \ll U; \hat{d} \ll D \end{aligned} \tag{2}$$

Substituting Equation 2 in Equation 1 and neglecting the higher order terms, the Equation which relates small changes in variables i .

$$\begin{aligned} \hat{\dot{x}} &= A\hat{x} + B\hat{u} + (A_{on} - A_{off})\hat{d}X + (B_{on} - B_{off})\hat{d}U \\ \hat{\dot{x}} &= A\hat{x} + B\hat{u} + E\hat{d} \quad \text{Where } E = (A_{on} - A_{off})X + (B_{on} - B_{off})U \end{aligned} \tag{3}$$

From the above Equation (3), we obtain StateMatrices foe the considered converter are,

$$A = \begin{bmatrix} 0 & -\frac{(1-D)}{L_m} & 0 & 0 \\ \frac{(1-D)}{C_c} & 0 & 0 & 0 \\ 0 & 0 & 0 & -\frac{1}{L_o} \\ 0 & 0 & \frac{1}{C_o} & \frac{1}{RC_o} \end{bmatrix}; B = \begin{bmatrix} \frac{1}{L_o} & 0 \\ 0 & 0 \\ \frac{D}{NL_o} & 0 \\ 0 & \frac{1}{C_o} \end{bmatrix}; E = \begin{bmatrix} \frac{V_g}{L_m} \\ 0 \\ \frac{V_g}{NL_o} \\ 0 \end{bmatrix}; C = [1 \ 0 \ 0 \ 0] \tag{4}$$

4. CONTROLLER DESIGN

A controller is required to get desired performance of the converter. There are different types of the controllers available depends up on the sensing signals and, most commonly used controller is PI controller

because of its simplicity. But the main drawback of analog controller is total circuitry is need to be changed to replace a compensator and due to rapid development in the Micro controllers and DSPs, digital controllers are becoming a viable one because of in a single chip we are able to develop different types of controller as per the requirement [13-14]. Before designing a controller Performance of the converter is need to be observed by using parameters of the converter, Parameters of the converter are calculated by assuming required specifications. The designed parameters of the converter are shown in table1.

Table 1. Parameters of ACFC

Parameter	Symbol	Typical
Input Voltage	V _{in}	48V
Output Voltage	V _o	5V
Duty Cycle	D	0.35-0.7
Full Load Efficiency	η	90%
Output Load Current	I _o	20A
Switching Frequency	F _s	100KHz
Output Filter components	Lo & Co	8μH & 590μF
Magnetizing Inductance & Clamp capacitor	Lm & Cc	100μH& 100nF

From the frequency response it is observed that the converter having low phase margin 10.7 degree at 11.1 KHz. To improve phase margin to 60 degrees and to attain a crossover frequency of f_c=20 kHz a compensator is required. Different methods are available to design a controller for Switching Converter.

4.1. Continuous-Time Controller

From the frequency response of ACFC without compensator, it is observed that uncompensated loop gain has a magnitude at 20 KHz of approximately -10.6 dB. So to obtain unity gain at 20 kHz the compensator should have a gain of +10.6dB. To improve the phase margin a PD compensator is needed.

The dc gain is given by $T_{uo} = \frac{HV}{DV_m} = 4$

$$f_p = 20KHz \sqrt{\frac{1+\sin 60}{1-\sin 60}} = 74.641kHz; f_z = 20KHz \sqrt{\frac{1-\sin 60}{1+\sin 60}} = 5.3589kHz \quad (5)$$

To obtain a compensator gain of 10.6 dB the low frequency compensator gain must be

$$G_{co} = \left(\frac{f_c}{f_o}\right)^2 \frac{1}{T_{uo}} \sqrt{\frac{f_z}{f_p}} = 1.2797 \quad (6)$$

The transfer function of PD compensator is:

$$G_c(s) = G_{co} \frac{(1+\frac{s}{w_p})}{(1+\frac{s}{w_z})} = \frac{8.294e-5s+1.28}{9.771e-7s+1} \quad (7)$$

Even though the transient response of the system improves there is steady state error. The low frequency regulation can be further improved by addition of an inverted zero. By introducing the zero at 2000Hz which is one tenth of crossover frequency the steady state error can be reduced. The transfer function of PI compensator is $\frac{s+2000}{s}$. The total transfer function of the PID compensator is given according to the Equation

$$G_c(s) = \frac{8.294e-005s^2+3.552s+6773}{2.586e-6s^2+s} \quad (8)$$

By simulating the considered converter in the MATLAB Software it is observed that required phase margin and zero volt switching is achieved with the help of designed controller. Figure 4 Shows output voltage wave form of the converter with Continuous time PID Controller.




Figure 4. Output Voltage Waveform of ACFC with PID Compensator

4.2. Discrete-Time Controller

There are different methods available to design digital controllers for a switching converter. The available methods to design digital controllers are (i) Digital Redesign Method and (ii) Direct Digital design Method [8].

4.2.1. Digital Redesign Method

In this method, first controller is designed in continuous –time with the help generalized procedure and then designed controller is transformed into digital form to achieve to get desired performance from the converter. To transform the continuous-time controller into digital form different techniques are available. Table 2 shows the transformation methods and associated Equations to discretize continuous time model into digital form.

Table 2. Discretization Methods

Discretization Method	Z- domain
Tustin Method	$z = \frac{1 + s\frac{T_s}{2}}{1 - s\frac{T_s}{2}}$
Zero Order Hold Method	$u(t)=u[k] \quad kTs \leq t \leq (k+1)ts$
First Order Hold method	$u(t)= u[k] + \frac{t-kTs}{Ts} (u[k+1] - u[k])$
Matched Pole Zero Method	$Z=e^{sT}$

Tustin Method transforms the whole left half plane of the s-domain into the inside unit circle of z-domain. The ZOH device generates a continuous input signal $u(t)$ by holding each sample value $u[k]$ constant over one sample period. First-order hold (FOH) differs from ZOH by the underlying hold mechanism. To turn the input samples $u[k]$ into $u(t)$ a continuous input, FOH uses linear interpolation between samples. This method is generally more accurate than ZOH for systems driven by smooth inputs. Matched pole zero method preserves the pole zero location but there is an aliasing effect in this method. And this method gives almost similar results of Tustin approximation. With the help of above transformation methods, the designed continuous time controller (8) is transformed into digital form by considering the sampling frequency $5e-6$ Hz and the obtained digital controllers are as follows,

$$\text{Tustin Method} = \frac{18.06z^2 - 32.6z + 14.57}{z^2 - 1.017z + 0.01691} \quad (9)$$

$$\text{Zero order hold Method} = \frac{32.07z^2 - 61.09z + 29.04}{z^2 - 1.145z + 0.01446} \quad (10)$$

$$\text{First order Hold Method} = \frac{16.18z^2 - 29.28z + 13.13}{z^2 - 1.145z + 0.01446} \quad (11)$$

$$\text{Matched Pole Zero Method} = \frac{15.98z^2 - 28.84z + 12.9}{z^2 - 1.145z + 0.01446} \quad (12)$$

With the help of above transfer functions of digital controllers, considered converter is simulated in MATLAB software. Figure 5 shows the Simulink model of ACFC with Discrete time controller and Figure 6 represents a variation of output waveform with different types of digital controllers.




Figure 5. Simulink Model of ACFC with Discrete-time PID Compensator




Figure 6. Variation of Output voltage waveform of ACFC with Discrete-time PID Compensators

4.2.2. Direct Digital Design Method

To design a digital controller by direct digital design method, first, it needs to transform continuous-time model of ACFC into Discrete time Model [14] and then need to design a digital controller directly in the digital domain by using matched pole zero method. With the help of matched pole-zero method continuous model of ACFC is transformed in to digital form. The Discrete-time Transfer functions of ACFC are shown in (13-18).

$$G_{vg}(z) = \frac{0.00027112(z + 1)}{z^2 - 1.961z + 0.9667} \tag{13}$$

$$G_{ig}(z) = \frac{0.065(z - 0.9667)}{z^2 - 1.961z + 0.9667} \tag{14}$$

$$G_{img}(z) = \frac{0.0489(z - 1)}{z^2 - 1.208z + 1} \tag{15}$$

$$G_{vd}(z) = \frac{0.0312(z + 1)}{z^2 - 1.961z + 0.9667} \tag{16}$$

$$G_{id}(z) = \frac{7.4967(z - 0.9667)}{z^2 - 1.961z + 0.9667} \tag{17}$$

$$G_{imd}(z) = \frac{3.8263(z - 1)}{z^2 - 0.71z + 1} \tag{18}$$

The designed discrete-time model of ACFC is very suitable to design the digital controller directly by using Root locus technique. From the root locus of converter, it is observed that the poles are located at 0.966+/-0.0896i, which are very nearer to the unit circle, it indicates that the system is very nearer to the conditional stability. Now by using pole placement technique a digital PID controller is designed to improve the stability limit and Phase margin of the converter by locating the zeros at Z=0.99,0.9717 and poles at Z=1,0.7214. Figure 7 represents the output voltage waveform of ACFC with digital controller designed by direct digital design method. The designed digital controller is represented by (19).

$$G_{imd}(z) = \frac{1.3424(z - 0.99)(z - 0.9717)}{(z - 1)(z - 0.7214)} \tag{19}$$




Figure 7. Output Voltage Waveform of ACFC with Direct Digital Design Compensator

4.3. Two-Loop Controller

From the above results, it is observed that we are able to get zero voltage regulation but again to improve performance of the converter two loop controllers are required [15-17]. Authors are presented a paper [15] to design a two loop controller for Forward Converter with the active clamp circuit. With the help of mathematical analysis presented in [15] and by using above discretizing methods a two loop controller is designed. And the corresponding Equations are as follows:

$$G_i(z) = \frac{0.4365z^2 + 0.02523z - 0.4112}{z^2 - 1.119z + 0.119} \tag{20}$$

$$G_c(z) = \frac{-4.537e5 z + 4.402e5}{z - 0.5073} \tag{21}$$

And by considering the slopes of sensed voltage and current signal duty cycle Equation is derived and in shown in Equation (22):

$$\hat{d} = \frac{1}{K} \left(\frac{\hat{v}_c}{v_g} - \frac{\hat{i}_o}{N} + \frac{DT}{2L_o} \hat{v}_o \right) + \left(\frac{1}{NL_o} + \frac{1}{L_m} \right) \frac{DT}{2} \hat{v}_g - i_m D \tag{22}$$

where $K = \left(\frac{M_1}{2} + M_o \right) T$

And the duty cycle Equation is split into different parts,

$$F_M = \frac{1}{K}; F_i = \frac{1}{N}; F_v = \frac{DT}{2L_o}; F_{im} = D; F_S = \left(\frac{1}{NL_o} + \frac{1}{L_m} \right) \frac{DT}{2} \tag{23}$$

Now with the help of complete small signal model block diagram of Active Clamp Forward Converter (ACFC) with Average Current Mode Control (ACMC) is shown in Figure 8. And is simulated in MATLAB software corresponding results are shown in Figure 9. It represents output voltage waveform of ACFC with Discrete –time two-loop controller.




Figure 8. Block Diagram Representation of ACFC with Two-Loop Controller




Figure 9. Output Voltage Waveform of ACFC with Two-Loop Controller

5. RESULTS AND DISCUSSION

From the obtained results, it is observed that the zero voltage regulation is achieved by the designed controllers. The comparative output wave forms of digital redesign method represent the Tustin method is giving the more accurate approximation for the continuous-time controllers and to design a digital controller by direct digital design method matched pole zero method is preferable. To analyze the performance of the designed controllers disturbance is applied at both ends of the converter. A line step change of 5V is applied and 50% of load step change is applied. By analyzing the performance and in implementation point of view as compared to continuous –time controller’s digital controllers are preferable. As compared to the single loop controller, two loop controllers giving better performance. And it is observed that single loop controller has some drawbacks, i.e. any change in line or load must first be sensed as an output change and then corrected by the feedback loop. This usually means slower response. The output filter adds two poles to the control loop requiring either a dominant-pole low frequency roll-off at the error amplifier or an added zero in the compensation. Compensation is further complicated by the fact that the loop gain varies with input voltage. And the two loop controller has the advantages of simpler dynamics, robust wide bandwidth output voltage control, inherent protection against excessive switch currents on a cycle by cycle basis and transformer saturation problem is reduced/eliminated

6. CONCLUSION

This paper presents the step-by-step design procedure to design digital controllers for an Active Clamp Forward Converter (ACFC). By comparing the obtained results of the designed controllers bilinear transformation is recommended to design a discrete-time controller by a digital redesign method and the Pole zero matching method is preferred to design a digital controller by the direct digital design method. To get better performance from the converter two loop controller is designed and results are confirmed that as compared to single loop controller two-loop controller giving better performance. Finally Simulation results are presented for a 48V input ACFC. The validity of the designed digital controller is confirmed by the Simulation results by applying disturbances at load end as well as at the supply end.

REFERENCES

- [1] The History of the forward converter by Rudy Severns. Tan, F.D.,
- [2] “The forward converter: from the classic to the contemporary”, APEC 2002, 10-14 March 2002, Pages: 857 – 863.
- [3] Fontan A, Ollero S, de la Cruz E. Sebastian J, "*Peak current mode control applied to the forward converter with active clamp*", Power Electronics Specialists Conference. 1998, vol. I, pp.45-51.
- [4] “Active Clamp and Reset Technique Enhances Forward Converter Performance”, Power Supply Design Seminar SEM-1000, Topic 3, by Bill ndreyca, Texas Instruments Literature No. SLUP108.YES
- [5] “Designing for High efficiency with active clamp UCC2891 PWM controller”, application report, Texas Instruments.
- [6] Christophe P. Basso. ”Switch mode power supplies”, The McGraw.Hill Companies, Pages:739 - 795.
- [7] “Active Clamp Transformer Reset: High Side or Low Side?”. Application note, SLUA322-September-2004, Texas Instruments.
- [8] Y.Duan, H.Jin “Digital Controller Design for switchmode Power Converters”, *IEEE*1999.
- [9] “*Small signal discrete time modeling of digitally controlled DC-DC Converters*” Dragan Maksimovi and Regan Zane (2006 IEEE COMPEL Workshop).
- [10] Vijaya Sanjay Rajguru, Bhalchandra Nemichand Chaudhari “Modelling and Control of Active Clamp Forward Converter with Centre Tap Transformer”, *IETE Journal of Research* Volume 61, Issue 5, 2015, pages 447-456.
- [11] Sanjeev Kumar Pandey,S L Patil,Vijaya S Rajguru “*Isolated Flyback Converter Designing, Modeling and Suitable Control Strategies*”, Fifth International Conference on Advances in Power Electronics and Instrumentation Engineering, 2014, pages; 47 – 58 SearchDL ID:02.PEIE.2014.5.15.
- [12] Robert W. Erickson, Dragan Maksimovic “*Fundamentals of power electronics*”, Springer publications, 2nd edition, Sprizer Publications.
- [13] Ravindra Janga, Sushama Malaji “*Digitally controlled Active Clamp Forward Converter with Small Signal Discrete-time Modeling*”, conference proceedings IEEE ICCCI page 1-6, Jan 2014, DOI: 10.1109/ICCCI.2014.6921846.
- [14] Liping Guo, John Y.Hung and R.M.Nelms “*Digital controller design of Buck and Boost Converters Using Root Locus Technique*”, IEEE conference proceedings, 2003 pp. 1864-1869.
- [15] Ravindra Janga, Sushama Malaji “*Average Current mode controller applied to Active Clamp Forward Converter with Current Doubler Full-wave Rectifier*”, Conference proceedings in IEEE ICARET-2013, SearchDL ID: 03.AETS.2013.2.23, Publication Year: 2013, Page(s): 118 – 122.
- [16] Wakhyu Dwiono “Fuzzy PI Controllers Performance on Boost Converter International Journal of Electrical and Computer Engineering” (*IJECE*) Vol. 3, No. 2, April 2013, pp. 215~220 ISSN: 2088-8708.

- [17] Oladimeji Ibrahim, Sulyman A. Y. Amuda, Olatunji O. Mohammed, Ganiyu A. Kareem "Performance Evaluation of Three PID Controller Tuning Algorithm on a Process Plant" (*IJECE*) Vol. 5, No. 5, October 2015, pp. 1075~1082 ISSN: 2088-8708.

BIOGRAPHIES OF AUTHORS



Mr. Ravindra Janga, born on 14th Apr 1984, in Guntur, A.P., India. Obtained his B.Tech degree in 2007 from CREC, Chilakaluripet and M.Tech degree in 2010 with a specialization in Electrical Control Systems from Govt.College of Engineering Pune. Presently he is working as Asst. Professor in Electrical & Electronics Engineering Department, Bapatla College of Engineering, Bapatla. And pursuing Ph.D. at JNT University, Hyderabad. His research interests include ac-dc converters with power factor correction and modeling, analysis & Control of Switching Converters.



Dr. M. Sushama, born on 8th Feb 1973, in Nalgonda , a small town near Nagarjuna Sagar, A.P., India .Obtained her B. Tech degree in 1993 and M.Tech degree in 2003 with a specialization in Electrical Power Systems from Jawaharlal Nehru Technological University, INDIA. She obtained her Ph.D. from JNTUH, Hyderabad, India in 2009 in the area of "Power Quality" using Wavelet Transforms. Presently she is working as Professor in Department of EEE, JNTUH College of Engineering, Kukatpally, and Hyderabad. Her research interests include Power Quality, Wavelet Transforms, analysis & Control of Switching Converters, Neural & Fuzzy expert Systems.