

Low-power and reduced delay in inverter and universal logic gates using Hvt-FinFET technology

Veerappa Chikkagoudar¹, G. Indumathi²

¹Department of Electronics and Communication Engineering, Visvesvaraya Technological University, Belagavi, Karnataka, Cambridge Institute of Technology, K.R Puram, Bengaluru, India

²Department of Electronics and Communication Engineering, Cambridge Institute of Technology, K.R Puram, Bengaluru, India

Article Info

Article history:

Received May 23, 2025

Revised Jul 12, 2025

Accepted Sep 14, 2025

Keywords:

Complementary metal–oxide–semiconductor

Hvt-FinFET

Inverter

MOSFET

Short channel effect

Very large scale integration

ABSTRACT

The rapid scaling of conventional complementary metal–oxide–semiconductor (CMOS) metal–oxide–semiconductor field-effect transistors (MOSFETs) led to significantly increasing power dissipation, delay, and short channel effects (SCEs). Fin field-effect transistor (FinFET) technology is a better alternative to MOSFETs with superior electrostatic control, low power, and reduced leakage current. FinFETs have been chosen for their efficiency in overcoming these issues. This work focuses on the design of high-threshold voltage fin field-effect transistor (Hvt-FinFET) 18 nm technology-based inverter with optimized parameters and implementing universal gates NAND and NOR in Cadence Virtuoso tool. These three gates are basic building blocks for any complex digital system design. The results demonstrate significant improvement in power and reduced propagation delay in comparison with conventional CMOS technology. The Hvt-FinFET inverter obtained power dissipation and delay reduction of 13.63% and 33.33%, respectively. Power and delay optimization of 29.10% and 11.8% have been obtained in the NAND gate and 31.28% and 29.08% in the NOR gate when compared to conventional CMOS circuits. The results demonstrate significant improvements in power savings, reduced propagation delay, and superior energy efficiency, validating the effectiveness of Hvt-FinFET technology for next-generation very large scale integration (VLSI) applications.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

Veerappa Chikkagoudar

Department of Electronics and Communication Engineering, Visvesvaraya Technological University, Belagavi, Cambridge Institute of Technology, K.R Puram

Bengaluru – 560036, India

Email: veerappa.ece@cambridge.edu.in

1. INTRODUCTION

The rapid scaling of complementary metal–oxide–semiconductor (CMOS) processing technology has led to significant challenges, particularly in mitigating short channel effects (SCEs), power leakage, and reduced drive strength. Fin field-effect transistor (FinFET) device is emerging alternative to conventional complementary complementary metal–oxide–semiconductor field-effect transistors (MOSFETs), offering better gate control and improved overall performance. As demand for low-power and reduced delays in digital systems grows, there is a need to use FinFET-based circuit designs that enhance power efficiency and reduced delay in very large scale integration (VLSI) circuits.

The existing studies indicate that due to constant scaling, the complementary MOSFET (CMOS) circuits suffer from excessive leakage currents and short channel effects leading to increased power

dissipation [1]. Existing research on FinFET-based circuits has highlighted various limitations and gaps that need to be addressed [2]. Additionally, FinFET's, despite their superior electrostatic control, face challenges such as increased contact resistance at sub-10nm nodes, which affects performance [3], [4]. Studies have also stated that independent-gate FinFET architectures reduce power consumption but at the cost of more propagation delay [5]. Further, conventional FinFET's struggle with manufacturability issues due to high process variation, making their large-scale adoption challenging [6]. These research challenges highlight the need for optimized high-threshold voltage fin field-effect transistor (hvt-FinFET) based logic designs that reduce power, delay, and scalability compared with conventional complementary MOSFET's.

Research has shown that by optimizing device parameters like fin-height, fin-width, and higher-k gate dielectric material, FinFET's achieve better control over threshold voltage variations, reducing leakage power and improving switching performance. It has been observed that the significant control over gate and higher I_{on}/I_{off} ratio and improved subthreshold slope [7]–[12]. FinFET-based CMOS inverters achieve a maximum voltage gain, confirming their suitability for high-speed and low power semiconductor applications [13], [14]. In digital logic design, FinFET based NAND and NOR gates have demonstrated better improvements in power reduction and delay reduction compared to conventional CMOS logic gates. Better electrostatic control of FinFETs minimizes leakage current, enhancing memory stability and efficiency [15]–[18]. Low-threshold voltage (LVT) FinFET and low-power stacked (LPS) FinFET domino design reduces standby power by 63.3% and improves power–delay product (PDP) by 81.97% for 8-input OR gates, making it a suitable option for energy-efficient VLSI implementations [19]–[21]. The introduction of a selective epitaxial process for merging individual fins enhances series resistance reduction, improving FinFET scalability for future technology nodes [22]–[25]. Overall literature review tells that FinFET technology is a need of hour for advanced semiconductor based design compared to planar CMOS with respect to high performance, low power and area [26]–[34].

This research work focuses on designing of a FinFET-based inverter using a high-threshold voltage (HVT) 18 nm node FinFET which acts as a basic building block for further design of logical and arithmetic circuits. The objective is to construct universal logic gates using FinFET based inverter, and compare their performance with conventional CMOS circuits. The study aims to analyze critical performance parameters such as power dissipation, propagation delay by taking advantage of FinFET technology for energy-efficient digital system design. The expected outcome of this work includes a comprehensive performance evaluation of FinFET-based logic gates, demonstrating improvements over conventional complementary MOSFET circuits. This work aims to establish Hvt-FinFET technology as a viable alternative for next-generation low-power digital circuits.

This work is detailed as follows: Section 1 introduction, discusses motivation for the selection of problem statement with related work, highlighting prior research on FinFET applications. Section 2 method, details the methodology, including the Hvt-FinFET inverter, NAND and NOR gate designs. Section 3 results and discussion, details simulation results and performance analysis, section 4 conclusion and further enhancement conclusion of the work and future research.

2. METHOD

Hvt-FinFET devices, based on 18 nm technology, feature a fin-shaped structure and high-k dielectric to enhance gate control and reduce leakage. Simulation setup includes schematic design with Hvt-FinFET device with optimized parameters calculated from mathematical model, testbench, and waveforms in cadence virtuoso tool. Their use in inverter, NAND, and NOR gate designs lead to lower power consumption, reduced propagation delay, and better suitability for advanced VLSI applications.

2.1. Device structure and parameters

The major geometric parameters of this FinFET as shown in Table 1 include a fin width of 8 nm, a fin height of 20 nm, and a gate width of 20 nm, with a supply voltage V_{DD} of 0.9 V to ensure reduced power dissipation and high-speed operation. Further, the device incorporates a load capacitance C_L of 1.0fF, which plays a critical part in determining delay and power consumption.

2.2. FinFET electrical characteristics

2.2.1. N-channel FinFET

The electrical characteristics of the n-channel Hvt-FinFET is analyzed by its drain and transfer characteristics. The characteristics from Figures 1(a) to (c) provide information about drain current variation with bias voltages, threshold voltage variation, and overall device performance under different bias conditions.

Table 1. Geometric and operating parameters of the 18 nm Hvt-FinFET

Parameter	Value
Fin height (H_{fin})	20 nm
Fin width (W_{fin})	8 nm
Oxide thickness (t_{ox})	1.5 nm
Supply voltage (V_{DD})	0.9 V
Gate width (W_{gate})	20 nm
Load capacitance (C_L)	1.0 fF






Figure 1. Drain current variation (a) schematic for N channel Hvt-FinFET drain and transfer characteristics, (b) I_d vs V_{ds} for various V_{gs} , and (c) I_d vs V_{gs}

2.2.2. P-channel FinFET

The p-channel Hvt-FinFET exhibits complementary behavior to its n-channel counterpart as shown in Figures 2(a) to (c), crucial for designing efficient CMOS logic circuits. The drain and transfer characteristics provide information about performance parameters such as mobility μ , threshold voltage V_t , and leakage current.

2.3. FinFET inverter design

The FinFET inverter consists of a high-threshold voltage (Hvt) PMOS and NMOS FinFET in a complementary structure, designed to achieve enhanced gate control, low leakage current and better switching performance compared to traditional CMOS inverters as shown in Figure 3. From a performance perspective, Hvt-FinFET inverter demonstrates a higher I_{on}/I_{off} ratio compared to traditional CMOS inverters. Further, propagation delay(τ) plays an important role in determining speed of digital logic circuits.

Hvt-FinFET inverter displays a propagation delay of 25 ps, which is three times less than the 75 ps delay observed in traditional 45 nm CMOS inverters. This reduction in delay directly contributes to faster signal transitions, enhancing the overall speed of digital circuits.




Figure 2. The p-channel Hvt-FinFET exhibits complementary behavior to its n-channel counterpart: (a) schematic for P channel Hvt-FinFET (b) I_d vs V_{ds} for various V_{gs} (c) I_d vs V_{gs} drain and transfer characteristics




Figure 3. Schematic of the FinFET inverter

2.4. NAND and NOR gate design using Hvt-FinFET

The design of NAND and NOR gates use the advantages of high-threshold voltage Hvt-FinFET technology to improve switching performance, minimize leakage currents, and reduce power dissipation.

2.4.1. FinFET NAND gate design

The Hvt-FinFET based NAND gate comprises two series-connected nFinFET's in the pull-down network and 2 parallel-connected pFinFET's in the pull up network as shown in Figure 4. Output is false only when both inputs are true; otherwise, it remains true, ensuring minimal static power dissipation. The key parameters which affect electrical characteristics of Hvt-FinFET based NAND gate are presented in Table 2.




Figure 4. Schematic of the FinFET NAND gate

Table 2. Electrical parameters of the FinFET NAND gate

Parameter	Value
Supply voltage (V_{DD})	1.2 V
Threshold voltage (V_{th})	0.5 V
Subthreshold slope (S)	60 mV/decade
Effective width (W_{eff})	80 nm
Channel length (L)	18 nm
Load capacitance (C_L)	10 fF

2.4.2. FinFET NOR gate design

The Hvt-FinFET based NOR is as shown in Figure 5. The output remains logic level high only when all inputs are logic level low; otherwise, it remains logic low value(false). This complementary arrangement results in reduced static power consumption. The key parameters which affect the electrical characteristics of Hvt-FinFET based NOR gate are presented in Table 3.




Figure 5. Schematic of the FinFET NOR gate

Table 3. Electrical parameters of the FinFET NOR gate

Parameter	Value
Supply voltage (V_{DD})	1.0 V
Load capacitance (C_L)	1 pF
Activity factor (α)	0.2
Operating frequency (f)	100 MHz
Total resistance (R_{total})	500 Ω
Internal capacitance	3 pF

2.5. Mathematical model for power and delay analysis

This section presents an in-depth analysis of power and delay characteristics for the high-threshold voltage (Hvt) FinFET based inverter, NAND, and NOR gates at the 18 nm technology node.

2.5.1. Propagation delay analysis

Propagation delay is influenced by three key parameters: load capacitance (C_L), which determines the charge required for state switching; supply voltage (V_{DD}), which governs power delivery; and ON current (I_{on}), where a higher I_{on} leads to faster switching and reduced delay. Mathematically, the propagation delay is expressed as:

$$\tau = \frac{C_L \times V_{DD}}{I_{on}} \quad (1)$$

where τ = Propagation delay, C_L = Total load capacitance, I_{on} = ON current.

For High-threshold voltage FinFET based inverter, the design parameters include a load capacitance of 1.0 fF, a supply voltage of 0.9 V, and an ON current of 2.94 μ A. Substituting these values into the equation:

$$\tau = \frac{(1.0 \times 10^{-15} \text{F}) \times (0.9 \text{V})}{2.94 \times 10^{-6} \text{A}} = 25 \text{ps}$$

2.5.2. Power consumption analysis

Dynamic power calculated using the following equation:

$$P_{dynamic} = \alpha \times C_L \times VDD^2 \times f \quad (2)$$

whereas α is the switching activity factor normally 0.2 for inverters, C_L is 1.0 fF, VDD is 0.9 V, and f is 1.0 GHz. Substituting these values:

$$P_{dynamic} = (0.2) \times (1.0 \times 10^{-15}F) \times (0.9V)^2 \times (1.0 \times 10^9Hz) = 0.35\mu W.$$

Static power dissipation is calculated as:

$$P_{static} = I_{off} \times VDD \quad (3)$$

For the HVT FinFET inverter, where the off-state leakage current (I_{off}) is 100 nA and VDD is 0.9 V, the static power dissipation is:

$$P_{static} = (100 \times 10^{-9}A) \times (0.9V) = 0.1\mu W$$

2.5.3. Hvt-FinFET NAND gate analysis

In this design of High-threshold voltage FinFET based NAND gate, the optimized design parameters used are, supply voltage of 1.2 V, a load capacitance of 10 fF, and an ON current of 2.94 μA . The propagation delay (τ) is determined using the equation (1):

$$\tau = \frac{C_{load} \times VDD}{I_{on}} = \frac{(1.0 \times 10^{-15}F) \times (1.2V)}{2.94 \times 10^{-6}A} = 4.08ns$$

$$P_{dynamic} = \alpha \times C_{load} \times VDD^2 \times f = 0.2 \times (1.0 \times 10^{-15}F) \times (1.2V)^2 \times (1 \times 10^9Hz) = 2.89\mu W$$

$$P_{static} = I_{off} \times VDD = (100 \times 10^{-9}A) \times (1.2V) = 120nW$$

2.5.4. Hvt-FinFET NOR gate analysis

For the Hvt-FinFET NOR gate, the propagation delay is calculated using the Elmore delay model, given by:

$$t_{delay} = 0.69 \times R_{total} \times C_{total} = (0.69) \times (500\Omega) \times (4 \times 10^{-12}F) = 1.38\mu s$$

$$P_{dynamic} = \alpha \times C_{load} \times VDD^2 \times f = (0.2) \times (4 \times 10^{-12}F) \times (1.2V)^2 \times (1 \times 10^9Hz) = 20mW.$$

$$P_{static} = I_{leakage} \times VDD = (133.42 \times 10^{-9}A) \times (1.2V) = 160.10nW. \quad (4)$$

3. RESULTS AND DISCUSSION

In this study, the propagation delay, transient and DC power consumption of Hvt-FinFET-based inverters, NAND, and NOR gates are evaluated and compared with conventional CMOS counterparts. The analysis includes both simulated and theoretical results, highlighting the impact of parasitic effects and process variations.

3.1. Propagation delay of Hvt-FinFET inverter

The delay of the Hvt-FinFET inverter as shown in Figure 6 was measured to be 27.2 ps in cadence virtuoso, whereas the theoretically calculated value was 25 ps. This slight deviation arises due to parasitic resistances, interconnect capacitances, and process variations in the simulation environment. Unlike CMOS inverters, which suffer from higher parasitic capacitance and increased leakage currents, FinFET inverters maintain a stable threshold voltage (V_{th}) ensuring consistent and efficient performance.

3.2. Transient and DC power consumption of Hvt-FinFET inverter

The Hvt-FinFET inverter transient and DC response is shown in Figures 7(a) and 7(b). The transient and DC power consumption measured from Figures 7(c), and 7(d) was recorded as 694.295 nW, while the DC power consumption was found to be 137.594 nW. The theoretical values for dynamic and static power were calculated as 0.35 μW and 0.1 μW , respectively.

Expression	Value
1 27.2E-12	27.20E-12

Figure 6. Delay of Hvt-FinFET inverter




Figure 7. Hvt-FinFET inverter (a) transient response (b) DC response (c) transient power (d) DC power

3.2.2. Hvt-FinFET NAND gate performance

The propagation delay of the FinFET NAND gate was measured as 4.92 ns, whereas the theoretical delay was 4.08 ns. The extracted delay value is presented in Figure 8(a), confirming the expected variation in delay under practical conditions. The dynamic power consumption recorded in simulations was 1.33 μ W, compared to the theoretical value of 2.88 μ W. The transient power characteristics are illustrated in Figure 8(b). The static power dissipation was measured at 2.15 nW, aligning closely with the theoretical estimation of 120 mW. The DC power dissipation curve is presented in Figure 8(c).

3.2.3. Hvt-FinFET NOR gate performance

Hvt-FinFET based NOR gate exhibited propagation delay of 2.85ps, while the theoretically calculated delay was 1.38 μ s. The extracted delay value is presented in Figure 9(a), confirming the delay characteristics. in practical conditions. The transient power consumption was measured as 1.22 μ W, compared to the theoretical value of 20 mW. This transient power behavior is illustrated in Figure 9(b). The DC power dissipation was measured at 133.42 nW, slightly lower than the theoretical estimation of 160.1 nW. The DC power dissipation curve is presented in Figure 9(c).




Figure 8. Hvt-FinFET NAND gate (a) delay, (b) transient power, and (c) DC power




Figure 9. Hvt-FinFET NOR gate (a) delay, (b) transient power, and (c) DC power

3.3. Performance comparison of Hvt-FinFET and CMOS logic gates

Hvt-FinFET 18nm technology demonstrates significant improvements over CMOS 45nm inverters and logic gates in terms of power efficiency and reduced delay as shown in Table 4. The measured propagation delays and power dissipation values closely match theoretical predictions, with minor deviations due to parasitic and process-related factors. Further, these universal gates have much lower propagation delays, indicating improved switching performance as indicated in Table 5.

Table 4. Inverters

Metric	Hvt-FinFET	CMOS
Supply Voltage (VDD)	0.9V	1.1V
Dynamic Power	0.35μW	2.5μW
Static Power	0.1μW	0.8μW
Propagation Delay (τ)	27.2ps	75ps
Ion/Ioff Ratio	~10 ⁶	~10 ⁴
Supply Voltage (VDD)	0.9V	1.1V

Table 5. NAND and NOR gates

Logic Gate	Metric	CMOS	HVT FinFET
NAND	Total Power	4.57μW	1.33 μW
	Propagation Delay	41.7ps	4.92 ps
	Total Power	3.9μW	1.22 μW
NOR	Propagation Delay	9.8ps	2.85 ps

4. CONCLUSION AND FURTHER ENHANCEMENT

FinFET technology with high threshold voltage variation has proved to be an efficient alternative to conventional CMOS. Compared with CMOS technology, Proposed Hvt-FinFET inverter obtained power and propagation delay reduction of 13.63% and 33.33% respectively. The power and delay optimization of 29.10% and 11.8% have been observed in the low power NAND gate. NOR gate exhibits reduction of power consumption and delay by 31.28% and 29.08% respectively. The results demonstrate that FinFET-based circuits consume substantially less power, making them ideal for low-power, high-performance VLSI applications when compared to CMOS 45nm technology. The Ion/Ioff ratio of Hvt-FinFET ($\approx 10^6$) is significantly higher than CMOS ($\approx 10^4$), ensuring better drive current and reduced leakage. These advancements confirm Hvt-FinFET's superior electrostatic control and energy efficiency, positioning it as a key enabler for next-generation VLSI circuits, AI accelerators, and IoT devices.

Future research should focus on further optimizing FinFET architectures to enhance performance and scalability. Potential improvements include hybrid FinFET-Gate-All-Around (GAA) designs, dynamic threshold tuning, strain engineering, and 3D FinFET stacking to further minimize leakage and improve switching efficiency. Continued advancements in FinFET fabrication and integration techniques will drive scalability, cost-effectiveness, and widespread adoption in modern electronic systems.

FUNDING INFORMATION

Authors state no funding involved.

AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Veerappa Chikkagoudar	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
G. Indumathi		✓		✓	✓		✓			✓		✓		

C : Conceptualization	I : Investigation	Vi : Visualization
M : Methodology	R : Resources	Su : Supervision
So : Software	D : Data Curation	P : Project administration
Va : Validation	O : Writing - Original Draft	Fu : Funding acquisition
Fo : Formal analysis	E : Writing - Review & Editing	

CONFLICT OF INTEREST STATEMENT

Authors state no conflict of interest.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author, VC, upon reasonable request.

REFERENCES

- [1] M. U. Khan, A. Arshad, S. Ume, R. Bukhari, and F. Tariq, "Nanoscale CMOS scaling trends, challenges and their solutions," in *ICAME21, International Conference on Advances in Mechanical Engineering*, Aug. 2021, pp. 1–10.
- [2] K. Karimi, A. Fardoost, and M. Javanmard, "Comprehensive review of FinFET technology: history, structure, challenges, innovations, and emerging sensing applications," *Micromachines*, vol. 15, no. 10, p. 1187, 2024, doi: 10.3390/mi15101187.
- [3] P. Agnihotry and R. P. Agarwal, "Performance analysis of CMOS and FINFET driver with Mlgnr At 16NM," *International Journal of Science, Technology & Management (IJSTM)*, vol. 4, no. 04, pp. 88–94, 2015.
- [4] J. V. Suman, S. Kodur, and G. M. A. Priyadarshini, "Design and optimization of FinFET based analog and mixed signal circuits," in *2024 4th Asian Conference on Innovation in Technology (ASIANCON)*, Aug. 2024, pp. 1–6, doi: 10.1109/ASIANCON62057.2024.10837751.
- [5] S. S. Baghel, M. Kaur, and G. Singh, "Performance analysis of FinFET based carry save adder cell with predictive technology models," *International Journal of Computer Applications*, vol. 127, no. 4, pp. 5–9, Oct. 2015.
- [6] R. J. Baker, *CMOS: circuit design, layout, and simulation*. John Wiley & Sons, 2019.
- [7] D. Bhattacharya and N. K. Jha, "FinFETs: from devices to architectures," *Advances in Electronics*, vol. 2014, no. 1, pp. 1–21, Sep. 2014, doi: 10.1155/2014/365689.
- [8] A. N. Bhoj and N. K. Jha, "Design of logic gates and flip-flops in high-performance FinFET technology," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 11, pp. 1975–1988, Nov. 2013, doi: 10.1109/TVLSI.2012.2227850.
- [9] Vegha. B N and V. Prakash, "Design and Implementation of 4-Bit ALU for Low-Power using Adiabatic Logic based on FINFET," *International Journal of Engineering Research and*, vol. V9, no. 07, pp. 649–656, Jul. 2020, doi: 10.17577/IJERTV9IS070238.
- [10] S. Chaudhuri and N. K. Jha, "FinFET logic circuit optimization with different FinFET styles: Lower power possible at higher supply voltage," in *2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems*, Jan. 2014, pp. 476–482, doi: 10.1109/VLSID.2014.89.
- [11] J. F. Groote, R. Morel, J. Schmaltz, and A. Watkins, *Logic gates, circuits, processors, compilers and computers*, 1st ed. Springer Cham, 2021.
- [12] M. Guduri, S. Agrawal, V. Kumar, and A. Islam, "Study of FinFET based circuit for ultra-low power operation," in *International Conference on Computing, Communication and Sensor Network, CCSN 2015*, 2016, pp. 25–28.
- [13] G. Leung, L. Lai, P. Gupta, and C. O. Chui, "Device-and circuit-level variability caused by line edge roughness for sub-32-nm FinFET technologies," *IEEE Transactions on Electron Devices*, vol. 59, pp. 2057–2063, 2012, doi: 10.1109/TED.2012.2199499.
- [14] P. Mishra, A. Muttreja, and N. K. Jha, "FinFET circuit design," in *Nanoelectronic Circuit Design*, New York, NY: Springer New York, 2010, pp. 23–54.
- [15] S. Guin, M. Sil, and A. Mallik, "Comparison of logic performance of CMOS circuits implemented with junctionless and inversion-mode FinFETs," *IEEE Transactions on Electron Devices*, vol. 64, no. 3, pp. 953–959, 2017, doi: 10.1109/TED.2017.2655541.
- [16] X. Guo, V. Verma, P. Gonzalez-Guerrero, S. Mosanu, and M. R. Stan, "Back to the future: Digital circuit design in the finfet era," *Journal of Low Power Electronics*, vol. 13, no. 3, pp. 338–355, 2017, doi: 10.1166/jolpe.2017.1489.
- [17] Y. Hashim and S. M. Hussein, "Si- and Ge-FinFET inverter circuits optimization based on driver to load transistor fin ratio," *Journal of Nano- and Electronic Physics*, vol. 13, no. 6, 2021, doi: 10.21272/jnep.13(6).06011.
- [18] M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, "Scaling, power, and the future of CMOS," in *IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest.*, 2005, pp. 7––pp, doi: 10.1109/IEDM.2005.1609253.
- [19] M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann, and S. Biesemans, "Review of FINFET technology," in *2009 IEEE International SOI Conference*, 2009, pp. 1–4, doi: 10.1109/SOI.2009.5318794.
- [20] M. Alioto, "Analysis and evaluation of layout density of FinFET logic gates," in *2009 International Conference on Microelectronics-ICM*, 2009, pp. 106–109, doi: 10.1109/ICM.2009.5418680.
- [21] Nirmal, V. Kumar, and S. Jabaraj, "Nand gate using FinFET for nanoscale technology," *International Journal of Engineering Science and Technology*, vol. 2, no. 5, pp. 1351–1358, 2010.
- [22] A. Muttreja, N. Agarwal, and N. K. Jha, "CMOS logic design with independent-gate FinFETs," in *2007 25th International Conference on Computer Design*, 2007, pp. 560–567, doi: 10.1109/ICCD.2007.4601953.
- [23] S. S. Nalamwar and S. A. Bhosale, "Design of low power logic gates by using 32nm and 16nm FinFET technology," in *2015 International Conference on Energy Systems and Applications*, 2015, pp. 81–85, doi: 10.1109/ICESA.2015.7503317.
- [24] V. Narendar, S. Rai, and R. A. Mishra, "Design of high-performance digital logic circuits based on FinFET technology," *International Journal of Computer Applications*, vol. 41, no. 20, pp. 40–44, 2012, doi: 10.5120/5812-8104.
- [25] K. Navi et al., "A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter," *Microelectronics Journal*, vol. 40, no. 10, pp. 1441–1448, 2009, doi: 10.1016/j.mejo.2009.06.005.
- [26] H. V. Nguyen, "Novel IC designs with 32nm independent-gate FinFET," M.S. thesis, Graduate School, Ulsan National Institute of Science and Technology (UNIST), Ulsan, South Korea, 2012.
- [27] R. S. Pal, S. Sharma, and S. Dasgupta, "Recent trend of FinFET devices and its challenges: A review," in *2017 Conference on Emerging Devices and Smart Systems (ICEDSS)*, 2017, pp. 150–154, doi: 10.1109/ICEDSS.2017.8073675.
- [28] U. Panwar and A. Shrivastava, "A novel technique to improve performance evaluation of domino logic circuits in CMOS and FinFET technology," in *2nd International Conference on Data, Engineering and Applications (IDEA)*, 2020, pp. 1–5, doi: 10.1109/IDEA49133.2020.9170682.
- [29] G. Pei, J. Kedzierski, P. Oldiges, M. Jeong, and E.-C. Kan, "FinFET design considerations based on 3-D simulation and analytical modeling," *IEEE Transactions on Electron Devices*, vol. 49, no. 8, pp. 1411–1419, 2002, doi: 10.1109/TED.2002.801263.
- [30] M. Poljak, V. Jovanović, and T. Suligoj, "Improving bulk FinFET DC performance in comparison to SOI FinFET," *Microelectronic Engineering*, vol. 86, no. 10, pp. 2078–2085, 2009, doi: 10.1016/j.mee.2009.01.066.
- [31] R. P. Rao, "Comparative study of FinFET with MOSFET and CMOSFET," *International Journal of Management, Technology And Engineering*, vol. 8, no. X, pp. 2872–2877, Oct. 2018.
- [32] A. Razavi, P. Zeitoff, and E. J. Nowak, "Challenges and limitations of CMOS scaling for FinFET and beyond architectures," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 999–1004, 2019, doi: 10.1109/TNANO.2019.2942456.
- [33] P. K. Mukku, S. Naidu, D. Mokara, P. Pydi Reddy, and K. Sunil Kumar, "Recent trends and challenges on low power FinFET devices," in *Journal of Dogorangsang*, 2020, pp. 499–510.
- [34] M. Sathe and N. Sarwade, "Performance comparison of CMOS and Finfet based circuits at 45 nm technology using SPICE," *International Journal of Engineering Research and Applications*, vol. 4, no. 7, pp. 39–43, 2014.

BIOGRAPHIES OF AUTHORS

Veerappa Chikkagoudar    received the B.Eng. degree in electronics and communication engineering from PES College of Engineering, Mandya, Mysore University Karnataka, India 2001 and the M.Tech. in Digital Electronics, B V Bhoomaraddi College of Engineering and Technology in Hubballi, Visvesvaraya Technological University, Belagavi, Karnataka., and currently pursuing Ph.D. under Visvesvaraya Technological University. Currently, he is an associate professor at the Department of Electronics and Communication Engineering, Cambridge Institute of technology, Bengaluru. His research interests include academic interests include analog circuits, digital circuits, hardware description language, CMOS VLSI, microprocessor, microcontroller, and embedded systems. Doing research in the area of digital circuit design in VLSI technology. He can be contacted at email: veerappa.ece@cambridge.edu.in.



G. Indumathi    holds a Ph.D. in VLSI technology from Dr. M.G.R University Chennai, India. She is currently Principal of Cambridge Institute of Technology, Bengaluru, Karnataka, India. She received B.Eng. degree in Electronics and Communication Engineering from SJCE Mysore, Mysore University in the year 1987. M.Tech. Industrial Electronics from SJCE Mysore under VTU in the year 2003. Received Women of the year award at CITECH in 2019, CESEM Award in 2010 by DST G.O. K, along with the team received best science tech award from DST G.O. I in 2000. Educators Award during 2024 and has developed processes and systems for accreditation and teaching learning. Conducted several faculty development programs towards accreditation and TLP. The academic interest includes computer networks, VLSI, multimedia communication, computer architecture, SOC design, HPCN, embedded systems, and internet of things. She can be contacted at email: indumathi.ece@citech.edu.in and principal@cambridge.edu.in.