Design of low power complementary metal-oxide semiconductor static random-access memory cell for embedded memories at three different technology nodes

Seerapu Venkatesh^{1,2}, Krishna Veni Sahukara²

¹Andhra University Trans-Disciplinary Research HUB, Department of Electronics and Communication Engineering, Andhra University College of Engineering, Visakhapatnam, India ²Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College for Degree and PG Courses (A),

Visakhapatnam, India

Article Info

Article history:

Received Jun 23, 2024 Revised Nov 12, 2024 Accepted Nov 20, 2024

Keywords:

Bit line Hold Power Read Static random-access memory technology Write

ABSTRACT

In this work, the complementary metal-oxide semiconductor (CMOS) static random-access memory (SRAM) cell is proposed using a hybrid model. It is designed by combining two different methods and simulated at different technologies which are 180, 90, and 45 nm. The proposed hybrid model SRAM cell has less power consumption. The power consumption results of the hybrid model SRAM cell are contrasted with the 6T CMOS SRAM, Stacked SRAM cell, and 8T SRAM cell at 180, 90, and 45 nm. Tanner tool was used for designing and simulating these different SRAM cell topologies at 180, 90, and 45 nm technology nodes. S-edit is used for designing circuit diagrams, T-edit is used for simulating spice net lists and W-edit is used for observing waveforms in Tanner tool. The hybrid SRAM cell at 45 nm got better power consumption results than other SRAM cell topologies at different technology nodes.

This is an open access article under the <u>CC BY-SA</u> license.



Corresponding Author:

Seerapu Venkatesh Andhra University Trans-Disciplinary Research HUB, Department of Electronics and Communication Engineering, Andhra University College of Engineering Visakhapatnam, Andhra Pradesh, India Email: venkateshseerapu2019@gmail.com

1. INTRODUCTION

Volatile and non-volatile memories are the two types of electronic memories. Volatile memory is random access memory (RAM) and non-volatile memory is read only memory (ROM). RAM is a main memory. The instructions from secondary memory are transferred to central processing unit (CPU) through main memory so the speed of the main memory should be high to work faster. The main memory RAM can be static structure or dynamic structure. Static memories have feedback to hold their state where as dynamic memories use capacitor to hold the state. The problem with the dynamic memory is that the capacitor may leak the charge so here there is a need of refresh operation. So, it is considered as dynamic because it dynamically refreshes all the time. In static memory, the cell does not required refreshment so it is faster than the dynamic memory cell. In cache memories where the high speed is required static RAM cells are used. Static random-access memory (SRAM), or static random-access memory, is now a requirement for every system-on-a-chip (SoC) design. SRAM is frequently used in modern high-performance systems due to its exceptional flexibility with logical circuit designs [1], [2] because battery-powered devices have limited energy, there has been a great deal of attention paid to the study of low-power memory circuits in the modern era [1]. Numerous advantages of devices, including enhanced performance, lower power consumption, and

smaller device dimensions, are made possible via technology scaling. Nevertheless, circuits grow increasingly prone to noise and inconsistency as technology nodes drop [3], [4]. The factors of static, dynamic, average, and peak power all contribute to the explanation of the SRAM cell's overall power dissipation. Static power has received the most attention thus far [5]. The power dissipation in the bit and data lines of SRAM increases in tandem with its bit width. Power dissipation is therefore a crucial factor to consider in designs. High-performance and low-power design has received a lot of demand with the addition of faster models and an increase in battery-operated devices [6]. Furthermore, it is critical to differentiate between the different power consumption components and decrease some without raising others [7]. For many years, the dynamic power, which accounts for between 70 and 90 percent of the overall circuit consumption in digital complementary metal-oxide semiconductor (CMOS) circuits till 100 nm, dominated the power dissipation equation in these circuits when compared to other factors. V_{DD} reduction is a useful technique to lower both the dynamic and total power dissipation because, the P_{Dynamic} is proportional to the square of the supply voltage [8], [9]. Traditional SRAM cell design is challenged by aggressive size reductions brought forth by technology scaling, which affect cell stability and memory leakage [10], [11]. Only super computers had access to this processing power before, but in inexpensive cell phones now we can have that feature [12]. The low power implementation of SRAM, one of the fundamental memory components in computer processors and controllers, as well as mobile apps, presents a challenge for longer battery life [13]. V_{DD} scaling has newly stretched to subthreshold circuit actions to extremely decrease the total power consumption [14], [15]. As an effect, a heavy amount of power consumption has been saved which may affect speed performance. Low power SRAM cell is crucial part of modern electronic gadgets because of increased life of the battery, leads lower dissipation of heat which can reduce the cost and size of the cooling system, and boost the performance by reducing the power related problems like timing variations and noise.

6T CMOS SRAM cell is the standard CMOS SRAM cell. In the 8T CMOS SRAM cell the transistor T7 gate terminal is connected to the node Q and the transistor T8 gate terminal is connected to the node Q_B due these connections the logic will be pulled either high or low strongly in the memory. The discharge rate at the nodes Q and Q_B decreases which saves the power consumption.

Shorter interconnects between layers or components are made possible with the stacking technique. In stacked integrated circuits (ICs) due to with shorter interconnects and optimized design circuits can operate at lower voltages. Dynamic power consumption is proportional to the square of the supply voltage. So, stacked designs also decreases power consumption due to less supply voltage requirements. Proposed hybrid model SRAM cell is obtained by combining both 8T CMOS SRAM cell and stacked CMOS SRAM cell without compromising in performance.

2. CMOS 6T SRAM CELL

In the below circuit T1 and T3 forms one inverter and T2 and T4 forms another inverter output of T1T3 inverter is connected as input for inverter T2T4 and output of T2T4 inverter connected as input for the T1T3 inverter as shown in Figure 1. T1 and T2 are called as driver transistors, T3 and T4 are termed as load transistors and T5 and T6 are the access transistors. Through T5 and T6 can access data from the SRAM cell so those are called access transistors. This SRAM circuit is designed with two P-Channel MOS (PMOS) and four N-Channel MOS (NMOS) so this is called as 6T SRAM cell. The operation of 6T SRAM cell is explained in three different modes those are Hold mode, Read mode, and Write mode [10]. For maintaining more stable operation current flowing through T3 and T4 greater than the current flowing through T5 and T6 [16]. The 6T SRAM cell is high sensitivity to power, voltage and temperature fluctuations as an effect of the exponential relationship between drain current and V_{GS} in added to V_t in subthreshold situations [17], [18].

In Hold mode the SRAM cell holds the previous data, further in this mode Read and Write operations cannot be performed. In Hold mode the word line (WL) should be low. In Read operation word line should be equal to logic-1 so the transistors T5 and T6 transistors are in ON condition BL and BL_B are connected to SRAM cell and read the data from SRAM [19]. In Read-0 operation transistor T2 is in ON condition and T4 is in OFF condition so the output of the inverter T2T4 is connected to the V_{DD} which is appeared at output line BL_B so the output at BL_B is equal to logic-1 output of the inverter T2T4 connected as input for the inverter T1T3 so the transistor T3 is in ON condition and T1 is in OFF condition so the output at BL_B appeared at output line BL so the output at BL B is equal to logic-1 output of the inverter T1T3 is connected to the ground which is appeared at output line BL so the output at BL is equal to logic-0 [3], [20] as shown in Figure 2.

In Read-1 operation transistor T2 is in OFF condition and T4 is in ON condition. The output of the inverter T2T4 is connected to the ground which is appeared at output line BL_B so the output at BL_B is equal to logic-0. Output of the inverter T2T4 connected as input for the inverter T1T3 so the transistor T3 is in OFF condition and T1 is in ON condition. The output of the T1T3 inverter is connected to the V_{DD} which is appeared at output line BL so the output at BL is equal to logic-1 as shown in Figure 3.







Figure 2. Read-0 operation of 6T SRAM cell



Figure 3. Read-1 operation of 6T SRAM cell

In Write operation word line should be equal to logic-1 so the transistors T5 and T6 transistors are in ON condition BL and BL_B are connected to SRAM cell and write data into the SRAM. In Write-1 operation, let us consider output of the T1T3 inverter is logic-0 and output of the T2T4 inverter is logic-1. Now consider writing data logic-1 into BL and logic-0 into BL_B. WL is logic-1 so the transistors T5 and T6 are in ON condition. Since BL is equal to logic-1 transistor T5 want to make output of T1T3 inverter to logic-1 but T3 want to keep output of the inverter T1T3 to logic-0 so to win T5 over T3 the width of the transistor T6 want to make output of T2T4 inverter to logic-0 but T2 want to keep output of T2T4 inverter to logic-0 but T2 want to keep output of the inverter T2T4 to logic-1 so to win T6 over T2 the width of the transistor T2 should be greater than the T6 [12].

In Write-0 operation, let us consider output of the T1T3 inverter is logic-1 and output of the T2T4 inverter is logic-0. Now consider writing data logic-0 into BL and logic-1 into BL_B. WL is logic-1 so the transistors T5 and T6 are in ON condition. Since BL is equal to logic-0 transistor T5 want to make output of T1T3 inverter to logic-0 but T1 want to keep output of the inverter T1T3 to logic-1 so in order to win T5 over T1 the width of the transistor T1 should be greater than the T5. Similarly, BL_B is equal to logic-1 transistor T6 want to make output of T2T4 inverter to logic-1 but T4 want to keep output of the inverter T2T4 to logic-0 so in order to win T6 over T4 the width of the transistor T4 should be greater than the T6. The SRAM pull-up ratio (PR) is the ratio of the width of the driver transistor (T1 or T3) to the access transistor (T5 or T6) [24]. The SRAM cell ratio (CR) is the ratio of the width of the load transistor (T2 or T4) to the access transistor (T5 or T6).

3. 8T CMOS SRAM CELL

Figure 4 shows the schematic diagram of 8T CMOS SRAM cell in which two extra transistors T7 and T8 are added to 6T CMOS SRAM cell. Transistor T7 is added in series with the transistors T1 and T3 and its gate terminal is connected to BL. Transistor T8 is added in series with the transistors T2 and T4 and its gate terminal is connected to BL_B. Due to these added transistors the logic either low or high pulled strongly at the output of SRAM cell enlightening the cells capacity to Write mode operation [1]. These transistors also reduce rate of discharge ON the output in the Write mode sensitively opposing dynamic power. Short circuit power consumption occurs when input signal transition occurs from logic-0 to logic-1 and logic-1 to logic-0 [25], since in that condition only both PMOS and NMOS transistor are in ON condition which causes direct path from supply voltage to ground [8]. In this 8T SRAM cell topology short circuit power consumption also decreased since extra transistor is added which cause increases resistance between supply and ground, so the short circuit current will decrease and short circuit power consumption also decreases [13].



Figure 4. Schematic diagram of 8T CMOS SRAM cell

4. STACKED CMOS SRAM CELL

Stacking means connecting two are more transistors in series. The leakage power present in two series transistors is less compared to single transistor since two are OFF at the same time [26]. Figure 5 represents the schematic diagram of Stacked CMOS SRAM cell in which each transistor in both the inverters

are replaced with two transistors with half of the width. The sleep transistors T1 and T3 which are connected to supply voltage are called as header switches. The header switches turn OFF the supply voltage and keeps the ground [6]. The sleep transistors T6 and T8 which are connected to supply voltage are called as footer switches. The footer switches control the ground. Current flowing through the single NMOS transistor as depicted in Figure 6.

$$I = I_0 \frac{W}{L} e^{\left(-\frac{V_t}{\emptyset_t}\right)}$$

Current flowing through the two NMOS stacked transistors as depicted in Figure 7.

$$\begin{split} I_{2} &= I_{0} \frac{W}{L} e^{\left(-\frac{V_{L}}{\theta_{t}}\right)} (1 - e^{\left(-\frac{V_{L}}{\theta_{t}}\right)}) \\ I_{1} &= I_{0} \frac{W}{L} e^{\left(-\frac{V_{X} - V_{t}}{\theta_{t}}\right)} (1 - e^{\left(-\frac{V_{DD}}{\theta_{t}}\right)}) \\ V_{DD} >> \phi_{t} \\ I_{1} &= I_{0} \frac{W}{L} e^{\left(-\frac{V_{X} - V_{t}}{\theta_{t}}\right)} \\ I_{1} &= I_{2} \\ I_{0} \frac{W}{L} e^{\left(-\frac{V_{X} - V_{t}}{\theta_{t}}\right)} = I_{0} \frac{W}{L} e^{\left(-\frac{V_{t}}{\theta_{t}}\right)} (1 - e^{\left(-\frac{V_{X}}{\theta_{t}}\right)}) \\ V_{x} &= \phi_{t} \ln 2 \\ I_{1} &= I_{2} = I_{stacked} = \frac{1}{2} I_{0} \frac{W}{L} e^{\left(-\frac{V_{t}}{\theta_{t}}\right)} \end{split}$$

Figure 5. Schematic diagram of stacked CMOS SRAM cell

Figure 6. Single NMOS transistor

Figure 7. NMOS transistors connected in stacking

5. HYBRID MODEL SRAM CELL

Figure 8 shows schematic diagram of hybrid model SRAM cell which is a combination of both 8T CMOS SRAM cell and stacked CMOS SRAM cell. This SRAM topology has advantages of both 8T CMOS SRAM cell and stacked CMOS SRAM cell. Like 8T CMOS SRAM cell it gives strong logic signals at the output so in Write mode operation it increases the cell capacity and reduces the short circuit power consumption since the resistance between supply and ground increases. The hybrid model SRAM cell also uses stacking of transistors, so due to stacking effect leakage current is reduced which decreases the leakage power consumption.

Figure 8. Schematic diagram of hybrid model SRAM cell

6. **RESULTS**

In this paper CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell designed using tanner tool and power consumption results are generated using t-spice at 180, 90, and 45 nm technology nodes. Table 1 represents the comparison table for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 180 nm technology. Figure 9 represents the

bar chart representation for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 180 nm technology. Different modes of operations of SRAM cell are taken on X-axis and power consumption in micro watts taken on Y-axis.

At 180 nm technology the hybrid model SRAM cell the Hold mode power consumption is 74.03% less than CMOS 6T SRAM cell, 39.97% less than the 8T CMOS SRAM cell and 37.14% less than the stacked CMOS SRAM cell, in Read mode power consumption is 79.4% less than CMOS 6T SRAM cell, 56.82% less than the 8T CMOS SRAM cell and 39.67% less than the stacked CMOS SRAM cell and in Write mode power consumption is 73.74% less than CMOS 6T SRAM cell, 51.17% less than the 8T CMOS SRAM cell and 20.21% less than the stacked CMOS SRAM cell.

Table 1. Power consumption results of different SRAM topologies at 180 nm technology

				<u> </u>		
	Hold	Read 0	Read 1	Write 0	Write 1	
6T SRAM cell	14.4	12.8	9.76	8.72	8.72	
8T SRAM cell	6.23	6.46	3.58	4.69	4.69	
Stacked SRAM cell	5.95	5.84	1.4	2.87	2.87	
Hybrid SRAM cell	3.74	4.46	0.62	2.29	2.29	
						_

Power consumption (in uw) results at 180 nm

Figure 9. Power consumption results of different SRAM topologies at 180 nm technology

Table 2 represents the comparison table for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 90 nm technology. Figure 10 represents the bar chart representation for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 90 nm technology. Different modes of operations of SRAM cell are taken on X-axis and power consumption in micro watts taken on Y-axis.

At 90 nm technology the hybrid model SRAM cell the Hold mode power consumption is 77.57% less than CMOS 6T SRAM cell, 46.63% less than the 8T CMOS SRAM cell and 24.33% less than the stacked CMOS SRAM cell, in Read mode power consumption is 85.10% less than CMOS 6T SRAM cell, 53.33% less than the 8T CMOS SRAM cell and 48.17% less than the stacked CMOS SRAM cell and in Write mode power consumption is 84.51% less than CMOS 6T SRAM cell, 27.33% less than the 8T CMOS SRAM cell and 17.74% less than the stacked CMOS SRAM cell.

Table 3 represents the comparison table for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 45 nm technology. Figure 11 represents the bar chart representation for power consumption results in micro watts of CMOS 6T SRAM cell, 8T CMOS SRAM cell, stacked CMOS SRAM cell and hybrid model SRAM cell in Hold mode, Read mode and Write mode at 45 nm technology. Different modes of operations of SRAM cell are taken on X-axis and power consumption in micro watts taken on Y-axis.

D 1431

Table 2. Power consumption results of different SRAM topologies at 90 nm technology

	Hold	Read 0	Read 1	Write 0	Write 1
6T SRAM cell	4.52	4.58	5.27	2.79	2.84
8T SRAM cell	1.9	1.97	0.82	0.6	0.60
Stacked SRAM cell	1.34	1.46	1.08	0.53	0.53
Hybrid SRAM cell	1.01	1.1	0.31	0.436	0.436

Power consumption (in uw) results at 90 nm

Figure 10. Power consumption results of different SRAM topologies at 90 nm technology

Table 3. Power consumption results of different SRAM topologies at 45 nm technology

	Hold	Read 0	Read 1	Write 0	Write 1
6T SRAM cell	1.41	1.41	1.04	0.75	0.75
8T SRAM cell	0.48	0.51	0.33	0.41	0.41
Stacked SRAM cell	0.41	0.44	0.06	0.16	0.16
Hybrid SRAM cell	0.25	0.27	0.01	0.11	0.11

Power consumption (in uw) results at 45 nm

Figure 11. Power consumption results of different SRAM topologies at 45 nm technology

At 45 nm technology the hybrid model SRAM cell the Hold mode power consumption is 82.3% less than CMOS 6T SRAM cell, 47.9% less than the 8T CMOS SRAM Cell and 39% less than the stacked CMOS SRAM cell. In Read mode power consumption is 89.9% less than CMOS 6T SRAM cell, 72.01% less than the 8T CMOS SRAM cell and 60.98% less than the stacked CMOS SRAM cell. In Write mode power consumption is 85.3% less than CMOS 6T SRAM cell, 73.2% less than the 8T CMOS SRAM cell and 31.3% less than the stacked CMOS SRAM cell and 31.3%

Design of low power complementary metal-oxide semiconductor ... (Seerapu Venkatesh)

7. CONCLUSION

In this paper proposed hybrid model SRAM cell got less power consumption compared to the CMOS 6T SRAM cell, 8T CMOS SRAM Cell and stacked CMOS SRAM cell at three different technology nodes. The power results are simulated at 180, 90 and 45 nm technologies using tanner tool. At 180 nm technology hybrid model SRAM cell got average power consumption 75.72%, 49.32% and 32.34% less than the CMOS 6T SRAM cell, 8T CMOS SRAM Cell and stacked CMOS SRAM cell respectively. At 90 nm technology hybrid model SRAM cell got average power consumption 82.39%, 42.43% and 30.08% less than the CMOS 6T SRAM cell, 8T CMOS SRAM Cell and stacked CMOS SRAM cell respectively. At 45 nm technology hybrid model SRAM cell got average power consumption 85.83%, 64.37% and 43.76% less than the CMOS 6T SRAM cell, 8T CMOS SRAM Cell and stacked CMOS SRAM cell respectively. This low power SRAM cell is used in cache memory of CPU and accelerator for AI algorithms.

REFERENCES

- M. Srinu, E. S. Rao, and P. C. Sekhar, "Design of low power SRAM cells with increased read and write performance using read write assist technique," e-Prime - Advances in Electrical Engineering, Electronics and Energy, vol. 7, 2024, doi: 10.1016/j.prime.2023.100381.
- H. N. Patel, F. B. Yahya, and B. H. Calhoun, "Optimizing SRAM bitcell reliability and energy for IoT applications," in Proceedings [2] - International Symposium on Quality Electronic Design, ISQED, 2016, pp. 12–17, doi: 10.1109/ISQED.2016.7479149.
- A. Sachdeva and V. K. Tomar, "Design of 10T SRAM cell with improved read performance and expanded write margin," IET [3] Circuits, Devices and Systems, vol. 15, no. 1, pp. 42-64, 2021, doi: 10.1049/cds2.12006.
- [4] C. H. Lo and S. Y. Huang, "P-P-N based 10T SRAM cell for low-leakage and resilient subthreshold operation," IEEE Journal of Solid-State Circuits, vol. 46, no. 3, pp. 695-704, 2011, doi: 10.1109/JSSC.2010.2102571.
- A. Sachdeva and V. K. Tomar, "Design of a stable low power 11-t static random access memory cell," Journal of Circuits, [5] Systems and Computers, vol. 29, no. 13, 2020, doi: 10.1142/S0218126620502060.
- J. M. Maute, V. K. J. Puebla, R. T. Nericua, O. J. L. Gerasta, and J. A. Hora, "Design implementation of 10t static random access memory cell using stacked transistors for power dissipation reduction," in 2018 IEEE 10th International Conference on [6] Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management, HNICEM 2018, 2018, pp. 1-6, doi: 10.1109/HNICEM.2018.8666355.
- A. Morgenshtein, "Short-circuit power reduction by using high-threshold transistors," Journal of Low Power Electronics and [7] Applications, vol. 2, no. 1, pp. 69-78, 2012, doi: 10.3390/jlpea2010069.
- M. M. Maryan, M. Amini-Valashani, and S. J. Azhari, "A new circuit-level technique for leakage and short-circuit power [8] reduction of static logic gate in 22-nm CMOS technology," Circuits, Systems, and Signal Processing, vol. 40, no. 7, pp. 3536-3560, 2021, doi: 10.1007/s00034-020-01639-9.
- [9] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation," IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 680–688, 2007, doi: 10.1109/JSSC.2006.891726.
- [10] B. Alorda, G. Torrens, S. Bota, and J. Segura, "8T vs. 6T SRAM cell radiation robustness: a comparative analysis," Microelectronics Reliability, vol. 51, no. 2, pp. 350–359, 2011, doi: 10.1016/j.microel.2010.09.002. C. B. Kushwah and S. K. Vishvakarma, "A single-ended with dynamic feedback control 8T subtreshold SRAM cell," *IEEE*
- [11] Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 1, pp. 373–377, 2016, doi: 10.1109/TVLSI.2015.2389891.
- [12] D. Mittal, "Performance analysis of various CMOS SRAM cells," in 2022 13th International Conference on Computing Communication and Networking Technologies, ICCCNT 2022, 2022, pp. 1-5, doi: 10.1109/ICCCNT54827.2022.9984620.
- [13] K. B. Ray, S. K. Mandal, and B. S. Patro, "Low power FGSRAM cell using sleepy and LECTOR technique," Indonesian Journal of Electrical Engineering and Computer Science, vol. 4, no. 2, pp. 333–340, 2016, doi: 10.11591/ijeecs.v4.i2.pp333-340.
- D. Anh-Tuan, J. Y. S. Low, J. Y. L. Low, Z. H. Kong, X. Tan, and K. S. Yeo, "An 8T differential SRAM with improved noise [14] margin for bit-interleaving in 65 nm CMOS," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 6, pp. 1252-1263, 2011, doi: 10.1109/TCSI.2010.2103154.
- [15] L. Wen, Z. Li, and Y. Li, "Differential-read 8T SRAM cell with tunable access and pull-down transistors," Electronics Letters, vol. 48, no. 20, pp. 1260-1261, 2012, doi: 10.1049/el.2012.2612.
- [16] Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 4, pp. 488-492, 2008, doi: 10.1109/TVLSI.2007.915499.
- [17] K. Nose and T. Sakurai, "Optimization of VDD and VTH for low-power and high speed applications," in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 2000, pp. 469-474, doi: 10.1145/368434.368755.
- [18] M. H. Tu et al., "A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing," IEEE Journal of Solid-State Circuits, vol. 47, no. 6, pp. 1469–1482, 2012, doi: 10.1109/JSSC.2012.2187474.
- [19] K. Gavaskar and U. S. Ragupathy, "Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits," Analog Integrated Circuits and Signal Processing, vol. 100, no. 1, pp. 61-77, 2019, doi: 10.1007/s10470-018-1277-3
- [20] S. Gupta, K. Gupta, and N. Pandey, "A 32-nm subthreshold 7T SRAM Bit cell with read assist," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 12, pp. 3473–3483, Dec. 2017, doi: 10.1109/TVLSI.2017.2746683.
- [21] A. Goel, R. K. Sharma, and A. K. Gupta, "Process variations aware area efficient negative bit-line voltage scheme for improving write ability of SRAM in nanometer technologies," IET Circuits, Devices and Systems, vol. 6, no. 1, pp. 45-51, 2012, doi: 10.1049/iet-cds.2011.0036.
- [22] H. Farkhani, A. Peiravi, and F. Moradi, "A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology," Microelectronics Journal, vol. 45, no. 11, pp. 1556-1565, 2014, doi: 10.1016/j.mejo.2014.09.006.
- L. Wen, Z. Li, and Y. Li, "Single-ended, robust 8T SRAM cell for low-voltage operation," Microelectronics Journal, vol. 44, [23] no. 8, pp. 718-728, 2013, doi: 10.1016/j.mejo.2013.04.007.
- [24] N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy," IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 141-149, Jan. 2008, doi: 10.1109/JSSC.2007.908005.

- [25] K. Sridhara and G. S. Biradar, "Analysis and design of 6T and 8T SRAM cell using lector approach," *International Journal of Advanced Science and Technology*, vol. 29, no. 6 Special Issue, pp. 2175–2181, 2020.
- [26] D. Satyaraj and V. Bhanumathi, "Efficient design of dual controlled stacked SRAM cell," Analog Integrated Circuits and Signal Processing, vol. 107, no. 2, pp. 369–376, 2021, doi: 10.1007/s10470-020-01761-3.

BIOGRAPHIES OF AUTHORS

Seerapu Venkatesh (D) SI SI C is a research scholar from Andhra University Trans-Disciplinary Research HUB, Andhra University, presently working as an assistant professor at Engineering and Technology Program, Gayatri Vidya Parishad College for Degree and PG Courses (A) (GVPCDPGC (A)). He has completed his MTech in VLSI system design in 2012 and BTech in electronics and communication engineering in 2009. He has 11 years of teaching experience in various engineering colleges. He has eight research publications in international journals. His areas of research include VLSI design, low power VLSI. He is a member of IFERP and IAENG. He can be contacted at email: venkateshseerapu2019@gmail.com.

Krishna Veni Sahukara b c obtained her PhD in 2016 and Master of Technology in 2008 from Andhra University College of Engineering (A), Visakhapatnam. She has 15 years of teaching and research experience. Presently, she is working as a professor in the Department of ECE, GVPCDPGC(A), Visakhapatnam. She has published 25 research articles in various peer reviewed international journals and conferences. She has three patents. Her research interests include antenna arrays optimization, antenna design for 5G communications, EMI/EMC, internet of things and VLSI. She is a member of IEI and life member of SEMCE (India) and IETE. Currently, she is guiding seven research scholars. She can be contacted at email: drkrishnaveni@gvpcdpgc.edu.in.