

HSPICE simulation and analysis of current reused operational transconductance amplifiers for biomedical applications

Udari Gnaneshwara Chary^{1,2}, Kakarla Hari Kishore¹

¹Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Guntur, India

²Department of Electronics and Communication Engineering, B V Raju Institute of Technology, Narsapur, India

Article Info

Article history:

Received Apr 28, 2024

Revised Sep 3, 2024

Accepted Oct 1, 2024

Keywords:

Biomedical amplifier
Current reuse transconductance
Monte Carlo analysis
Electrocardiogram amplifier
Noise and power analysis
Operational transconductance amplifier

ABSTRACT

The proposed work focuses on the design of a current-reused biomedical amplifier; it is a microwatt-level electrocardiogram (ECG) analog circuit design that addresses low power consumption and noise efficiency. As implantable devices require unobtrusiveness and longevity, the current reuse technique in this circuit effectively enhances power and noise efficiencies. Using 90 nm technology enables efficient circuit implementation, yielding promising simulation results. At 100 Hz, the noise performance reaches 62.095 nV/ $\sqrt{\text{Hz}}$, while the power consumption is only 8.3797 μW . These advancements are pivotal for next-generation implantable devices, ensuring reliable operation and reducing frequent battery replacements, improving patient convenience. Moreover, the high noise efficiency ensures that ECG signals are captured with high fidelity, crucial for accurate monitoring and diagnosis. This research addresses the challenges in implantable ECG analog circuit design and sets a benchmark for future developments. The techniques employed can be adapted for other bio signal monitoring devices, broadening the impact on healthcare technology. Ultimately, this advancement contributes to more efficient, reliable, and long-lasting medical devices, enhancing patient monitoring and healthcare on a broader scale.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Kakarla Hari Kishore

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation
Vaddeswaram, Guntur, Andhra Pradesh, India

Email: kakarla.harikishore@kluniversity.in

1. INTRODUCTION

The design and development of the current reused biomedical amplifiers pose significant engineering challenges, particularly in terms of achieving low power consumption and high noise efficiency. It must function consistently within the human body for extended periods of time in order to be used for continuous patient monitoring. Electrocardiogram (ECG) monitoring is a crucial application domain for these devices, as precise diagnosis and treatment depend on the high-fidelity acquisition and processing of cardiac signals.

Long operational lifetimes and minimal power consumption are requirements for implantable devices, which also call for superior signal integrity. However, creating such circuits requires balancing a difficult trade-off between noise reduction and power consumption. Effective noise reduction approaches can result in higher power consumption and circuit complexity, while traditional low-power strategies frequently sacrifice noise performance. The proposed work focuses on the operational transconductance amplifier (OTA), a three-input terminal device with high output resistance, in contrast to the op-amp, which has two input terminals and low output resistance. The OTA operates as a voltage-controlled current source, generating current as its output [1]–[3]. Compared to op-amps, OTAs exhibit superior high-frequency

capabilities. OTAs come in various types, including voltage-controlled OTA (VCO), current-controlled OTA (CCO), differential OTA, variable gain OTA, and switched-capacitor OTA [4]–[6]. In many applications, the OTA stands as the analog integrated circuit block with the highest power consumption. Designing low-power OTAs poses challenges, especially considering the increasing importance of low-power consumption in mobile devices. This is due to the trade-off between speed, power, and gain, as these parameters often conflict [7]–[10]. Various techniques are available to address power consumption concerns, and selecting the appropriate technology becomes crucial, especially for medical appliances. One such technique is the current reuse technique [11]–[13].

The current reuse technique in OTA designs enhances performance and reduces power consumption [14], [15]. It involves recycling the current that flows through the amplifier's load back to the input stage, accomplished through the introduction of a feedback loop [16]–[18]. By allowing the current to return to the input stage instead of dissipating heat, the OTA can achieve higher gain, improved linearity, and reduced power consumption [19], [20]. This technique is particularly beneficial in low-power applications where minimizing power consumption is critical [21]–[24]. Current reuse can be implemented in various ways, as explained below. The folded-cascode OTA is a widely used architecture that features two stages—a cascode stage and a common-source stage. It efficiently reuses the bias currents, thereby reducing power consumption. The cascode stage provides high gain, while the common-source stage serves as a current mirror, enabling current reuse [25], [26]. The folded-cascode OTA exhibits excellent linearity and high gain, making it suitable for a wide range of applications [27]. The bulk-driven OTA uses the bulk terminal of metal oxide semiconductor (MOS) transistors to generate bias currents, reducing the need for extra biasing circuitry. By doing so, it achieves power efficiency by reusing currents in the biasing network. This architecture is particularly advantageous for low-power applications, where minimizing power consumption is critical [28], [29]. The adaptive biasing OTA dynamically adjusts the bias currents based on the input signal amplitude. It employs a feedback mechanism to vary the bias currents, ensuring optimum power efficiency while maintaining linearity. This approach is particularly useful in applications with varying signal conditions, such as communication receivers, where power consumption can be reduced during low signal levels [30]–[32]. Operating in the subthreshold region allows the OTA to achieve ultra-low power consumption. By leveraging subthreshold operation, the OTA takes advantage of the exponential relationship between current and voltage in weak inversion, leading to reduced power dissipation [33]. Current reuse is crucial in subthreshold OTAs to maintain reasonable performance levels while minimizing power consumption [34]. The cascode OTA uses a cascode configuration to achieve high gain and reduce power dissipation. By reusing bias currents between the cascode stages, this architecture efficiently utilizes power resources [35], [36]. The cascode current-reused OTA is well-suited for high-gain applications, such as filters and instrumentation amplifiers [37].

The switched-current OTA employs charge transfer techniques to achieve current reuse. It utilizes clocked switches to transfer charges between different stages, enabling efficient current recycling. This architecture is commonly used in applications requiring high-speed analog signal processing, such as switched-capacitor filters and data converters [38]. This OTA combines the advantages of adaptive biasing and bulk-driven techniques. Using the bulk-driven approach for biasing and integrating an adaptive biasing mechanism achieves high power efficiency and adaptability to varying signal conditions [39]. This architecture finds applications in low-power sensor interfaces and battery-powered systems. The source-degenerated OTA introduces a resistor in the source branch of the transconductance stage, enhancing the linearity and power efficiency. It enables better control over the gain and facilitates current reuse, making it suitable for applications where high linearity and power efficiency are essential, such as wireless communication systems. As explained above, each method offers its own advantages and disadvantages, depending on the specific requirements of the OTA application [40]–[42]. As explained above, the previous research has explored several approaches to address these challenges. Low-power design techniques such as duty cycling, sub-threshold operation, and energy harvesting have been employed to extend battery life.

However, these methods often compromise noise performance or add complexity to the circuit design. Noise reduction techniques like chopper stabilization correlated double sampling, and filtering has also been utilized to enhance signal integrity. While effective in certain contexts, these approaches can increase power consumption or require more complex circuitry, making them less suitable for power-constrained implantable devices. In some cases, the concept of current reuse has been investigated in analog circuits to improve efficiency. Current reuse involves recycling the current within the circuit to reduce overall power consumption. Although promising, its application in the specific domain of ECG analogue circuits for implantable devices remains underexplored, presenting an opportunity for innovation. Current reused operational transconductance amplifiers (CR-OTAs) also play a significant role in the realm of quantum computing and quantum electronics due to their ability to efficiently manage power consumption while maintaining high performance [43]–[45]. These amplifiers are particularly valuable in quantum systems where the precision and stability of signal amplification are crucial. CR-OTAs operate by reusing the current

in multiple stages of the amplifier, reducing the overall power consumption and enhancing the linearity and bandwidth of the device. This efficiency is vital in quantum applications [46]–[51], where maintaining low temperatures is critical to minimize thermal noise and decoherence. The improved performance of CR-OTAs ensures that quantum signals can be amplified with minimal distortion, preserving the integrity of quantum information. Furthermore, their compact design and reduced power requirements make them suitable for integration into the highly sensitive and space-constrained environments typical of quantum computing hardware [52]–[55]. As a result, CR-OTAs are essential components in advancing the development of scalable and efficient quantum systems.

The organization of the remaining paper is as follows: section 2 delves into the proposed current reuse technique, explaining its principles and variations. Section 3 presents the results obtained through simulations, validating the effectiveness of the proposed technique. Section 4 provides an in-depth analysis and interpretation of the results with a detailed discussion. Finally, the paper is concluded in section 5. Through the exploration of current reuse in OTAs, this paper contributes to the advancement of low-power analog circuit designs, particularly in the context of medical appliances.

2. PROPOSED CURRENT REUSE ARCHITECTURE

Current reuse is a beneficial technique employed in operational transconductance amplifiers (OTAs) to enhance efficiency and reduce power consumption. OTAs typically consume a significant amount of power, especially in the transconductance stage. By implementing current reuse, the OTA can recycle a portion of the current flowing through this stage instead of dissipating it as heat [29]–[32]. However, one drawback of OTA design is the increase in current consumption. To address this, current reuse architecture has been introduced to optimize power utilization. By employing shared bias devices to preserve headroom, orthogonal current reuse enhances the trade-off between noise and power. In a two-channel design, orthogonal current reuse requires splitting the input of the second channel into two identical, half-sized differential pairs that utilize the drain currents from the first channel as tail currents [33]. This design can accommodate multiple signal channels, each with the same amplifier transconductance, by stacking additional differential pairs, further improving the amplifier's efficiency. Moreover, it allows for ultra-low power operation under very low voltage supplies without compromising noise performance.

The proposed OTA design shown in Figure 1 incorporates a current mirror to facilitate efficient current reuse. The use of current reuse techniques is widespread in analog circuit design as it minimizes power consumption and reduces chip area. This technique involves reusing an already generated current in one part of the circuit rather than generating a new current from scratch in another part. The complementary metal oxide semiconductor (CMOS) current mirror, a vital component in current reuse techniques, is employed to achieve this goal. In a current reuse circuit, the output current from one stage is fed back to serve as the input current for another stage. This enables subsequent stages to utilize the same current source as the previous stages, effectively reducing the overall power consumption of the circuit. The core principle of the current reuse technique with CMOS current mirrors is to generate a reference current by biasing a reference transistor in the saturation region and then reusing this current in multiple circuit blocks. This reference current can be replicated by employing a series of mirror transistors connected in parallel, with each supplying the required current to the load transistors in each block. In the CMOS current mirror concept, two matched transistors, typically a p-channel and an n-channel metal–oxide–semiconductor field-effect transistor (MOSFET), are utilized to create a “mirror” current that is proportional to the reference current. The reference current flows through the source of the reference transistor and is mirrored through the drain of the mirror transistor.

The CMOS current mirror circuit consists of two transistors connected in a common source configuration, with their gates and drains connected in series. The reference transistor is typically biased in the saturation region, while the mirror transistor operates in the triode region. By carefully selecting the aspect ratio of the transistors, the mirrored current can closely approximate the reference current. One of the primary advantages of CMOS current mirrors is their low power consumption, making them highly suitable for low-power applications. Additionally, using complementary MOSFETs in the circuit ensures minimal voltage drop across the mirror transistor, thereby minimizing power dissipation. The output current (I_{OUT}) of the differential pair can be expressed as:

$$I_{OUT} = I_{D1} - I_{D2} = g_m * ((V_{G1} - V_T) - (V_{G2} - V_T)) = g_m * (V_{G1} - V_{G2})$$

The output voltage (V_{OUT}) of the differential pair can be expressed as:

$$V_{OUT} = -g_{m3} * ((V_{DD} - I_{OUT} * R_D) - V_{SS})$$

$$= -g_{m3} * (V_{DD} - (g_m * (V_{G1} - V_{G2})) * R_D - V_{SS})$$




Figure 1. Current reuse amplifier circuit

3. SIMULATION RESULTS AND ANALYSIS

The proposed circuit was designed and simulated using the HSPICE simulator, a widely recognized and trusted tool in the industry for CMOS circuit design and analysis. HSPICE is renowned for its accuracy and reliability in modeling complex electronic circuits, making it an ideal choice for our work. The simulation process involved developing a detailed HSPICE code tailored specifically for our circuit, ensuring that all aspects of its performance were thoroughly examined. This included the implementation of our current reuse technique and the evaluation of critical parameters such as noise performance and power consumption. The

comprehensive HSPICE code provided a precise representation of the circuit's behavior, enabling us to verify and optimize its design effectively.

3.1. Input netlist file (HSPICE code)

HSPICE code is a powerful analog and mixed-signal circuit simulator used to design and verify integrated circuits (ICs) at various stages of the design process. It is widely used in the electronics industry to simulate complex circuits, including analog, digital, and mixed-signal systems. Developed by Synopsys, HSPICE offers precise, reliable simulation results, making it a standard tool for circuit designers. The developed HSPICE code for the proposed circuit is as detailed as follows.

```
.option post nomod
.op
.temp 30
.option Use_AGAUSS_Format=yes
.option PARHIER = LOCAL
.option MODMONTE = 0
.option MONTECON = 1
.option PORT_VOLTAGE_SCALE_TO_2X = 1
.variation
Option OUTPUT_SIGMA_VALUE=1
.end variation vdd 1 0 dc 0.4
mt1 ibias 2 1 1 p12 l=0.56u w=0.5u
mt2 3 2 1 1 p12 l=0.56u w=0.5u
mt3 4 2 1 1 p12 l=0.56u w=0.5u
mt4 voutln vinp 3 1 p12 l=0.56u w=0.5u
mt5 voutlp vinn 3 1 p12 l=0.56u w=0.5u
mt6 voutp voutln 4 1 p12 l=0.56u w=0.5u
mt7 voutn voutlp 4 1 p12 l=0.56u w=0.5u
mt8 voutln vinp 5 0 n12 l=0.56u w=0.5u
mt9 voutlp vinn 5 0 n12 l=0.56u w=0.5u
mt10 6 6 voutp 1 p12 l=0.56u w=0.5u
mt11 6 6 voutn 1 p12 l=0.56u w=0.5u
mt12 5 voutln 0 0 n12 l=0.56u w=0.5u
mt13 5 voutlp 0 0 n12 l=0.56u w=0.5u
mt14 voutp 6 0 0 n12 l=0.56u w=0.5u
mt15 voutn 6 0 0 n12 l=0.56u w=0.5u
mt16 16 15 0 0 n12 l=0.56u w=0.5u
mt17 15 15 0 0 n12 l=0.56u w=0.5u
mt18 14 16 0 0 n12 l=0.56u w=0.5u
mt19 15 vinn 13 1 p12 l=0.56u w=0.5u
mt20 16 vinp 13 1 p12 l=0.56u w=0.5u
m21 14 ibias 1 1 p12 l=0.56u w=0.5u
mt22 13 ibias 1 1 p12 l=0.56u w=0.5u
mt23 ibias ibias 1 1 p12 l=0.56u w=0.5u
mt24 22 voutp 24 0 n12 l=0.3u w=0.29u
mt25 Out voutn 24 0 n12 l=0.3u w=0.29u
mt26 22 22 1 1 p12 l=0.3u w=0.29u
mt27 Out 22 1 1 p12 l=0.3u w=0.29u
mt28 24 vbias 0 0 n12 l=0.3u w=0.29u
vb vbias 0 dc 0.4
.tran ln 450n start=10n sweep monte=10
.measure tran vdd_rms_pwr rms p(vdd)
.print tran v(out)
.ac dec 10 10meg 700meg
.measure tran RMS_ckt_pwr rms power
.print ac isub(out)
.noise v(out) vinp
.print noise onoise inoise
.variation
.global_variation Temp temp='30'
.end_global_variation
.end_variation
.end
```

After running the above code in the HSPICE simulator, the retrieved results are analyzed in terms of transient analysis, power, AC, noise and Monte Carlo analysis, which are detailed as follows.

3.2. Transient analysis

Transient analysis is a vital technique employed in analog circuit design to examine the dynamic behavior of a circuit over time. Its primary objective is to simulate the circuit's response to a specific input

signal and analyze the resulting output waveform. During transient analysis, a time-varying input signal is applied to the circuit, and the circuit's response is observed as the signal changes over time. The behavior of the circuit, including voltage and current waveforms, is recorded and analyzed to extract crucial characteristics such as rise time (the time taken for a signal to transition from a low to a high level), fall time (the time taken for a signal to transition from a high to a low level), settling time (the time required for the output to stabilize within a specified tolerance), and overshoot (the extent to which the output exceeds the final desired value before settling) as shown in Figure 2. By performing transient analysis, designers can evaluate the circuit's performance and ensure it meets the desired specifications. This analysis aids in identifying and addressing potential issues such as signal distortion, instability, or excessive response times, allowing for fine-tuning and optimization of the circuit's behavior.



Figure 2. Transient analysis of current reuse technique

3.3. Power analysis

Power analysis is used to assess the power consumption of a design. It involves examining the power consumed by a device when it is powered up but no signals are changing value, indicating that the transistors are not switching. In CMOS devices, this power consumption is referred to as static power and is primarily caused by leakage. Sub-threshold leakage occurs when a CMOS gate is not completely turned off. The power analysis of the proposed architecture is depicted in Figure 3.

The equation for calculating the root mean square (RMS) power, denoted as P_{vp} , in a direct current (DC) circuit is given by (1):

$$P_{vp} = \frac{V_{vp}^2}{R} \quad (1)$$

where P_{vp} represents the power in watts (W). V_{vp} is the voltage in volts (V) across the load or resistor. R is the resistance in ohms (ω) of the load or resistor. The measured values for power consumption are as in (2) and (3):

$$V_{dd} \text{ rms power} = 7.9748e^{-06} \quad (2)$$

$$Rms_ckt\ power = 8.3797e^{-06} \quad (3)$$




Figure 3. Power analysis of OTA

3.4. AC analysis

AC analysis is a crucial tool in electronics, enabling engineers to understand how circuits respond to various input signal frequencies. This analysis is vital for designing and optimizing filters, amplifiers, and other circuits that must function accurately at specific frequencies. By evaluating the frequency response, AC analysis helps in identifying how circuits behave under different conditions, ensuring they meet the required performance standards. Additionally, AC analysis is instrumental in determining an amplifier's gain, which is the ratio of the output voltage to the input voltage. Since an amplifier's gain can vary across different frequencies, AC analysis allows engineers to pinpoint the frequency range where the amplifier maintains its desired gain, ensuring efficient and reliable operation within the specified parameters. This comprehensive understanding is essential for developing high-performance electronic devices and systems. AC Analysis of the proposed architecture is outlined in Figure 4.




Figure 4. AC analysis of OTA

3.5. Noise analysis

Operational transconductance noise analysis (OTNA) is a technique used in electronic circuit signs to evaluate and characterize the impact of transconductance noise in operational amplifiers and other

transconductance-based circuits. Transconductance noise refers to the random fluctuations in the output current of a device caused by the thermal agitation of charge carriers. OTNA aims to predict the effects of this noise on circuit performance, such as voltage gain, signal-to-noise ratio, and distortion. Noise analysis of the proposed architecture is represented in Figure 5. The analysis begins by modelling the noise sources within the transconductance devices, considering factors like channel length modulation, flicker noise, and thermal noise. These noise sources are then expressed as spectral densities, which provide a measure of noise power over a range of frequencies. By calculating the spectral densities of the circuit's input and output currents, OTNA enables the estimation of the noise contribution at different stages. OTNA involves the application of noise modeling techniques such as the equivalent input noise model and the equivalent input noise resistance model. These models approximate the effect of transconductance noise in terms of equivalent input voltage and equivalent input resistance, respectively. By incorporating these models into the overall circuit analysis, engineers can evaluate the noise performance of the circuit and make informed design decisions.




Figure 5. Noise analysis of OTA

The ultimate goal of OTNA is to assess the impact of transconductance noise on the signal integrity and overall performance of the circuit. It helps designers optimize key parameters such as bias currents, transistor sizes, and feedback configurations to minimize the impact of noise on the desired signal. By utilizing OTNA, engineers can achieve lower noise figures, improved linearity, and enhanced overall circuit performance, leading to better system design and functionality in a wide range of applications, including audio amplifiers, communication systems, and sensor interfaces.

3.6. Monte Carlo analysis

The Monte Carlo simulation is a modeling technique used to assess the probability of different outcomes in situations where accurate predictions are challenging due to the involvement of random variables. This method provides insights into the impact of risk and uncertainty. Often referred to as a multiple probability simulation, the Monte Carlo approach addresses an inherent challenge in simulation techniques. It recognizes that the precise probabilities of various outcomes cannot be determined definitively due to the influence of random variables. Therefore, the focus is on repeatedly generating random samples. In a Monte Carlo simulation, an uncertain variable is assigned a random value, and the model is executed to produce a result. This process is repeated numerous times, each time assigning different values to the variable under consideration. Once the simulation is finished, the results are averaged to obtain an estimate. The proposed work Monte Carlo simulation and histogram output are illustrated in Figures 6 and 7.




Figure 6. Monte Carlo simulation




Figure 7. Histogram output

4. DISCUSSION AND RESULT ANALYSIS WITH EXISTING STATE-OF-THE-ART

The development of implantable medical devices demands a rigorous approach to circuit design, primarily focusing on minimizing power consumption and optimizing noise efficiency. This paper thoroughly explores an innovative microwatt-level ECG analog circuit designed to address these critical challenges. The core challenge in designing implantable medical devices is ensuring unobtrusiveness and longevity, necessitating circuits with exceptionally low power consumption and high noise efficiency. Traditional designs often face trade-offs between these two parameters, but the proposed circuit leverages the current reuse technique to effectively balance and enhance both aspects. Recycling the current within the circuit reduces the overall power consumption without compromising performance, a crucial advancement for extending the operational life of implantable devices.

The choice of 90 nm CMOS technology plays a pivotal role in the circuit's implementation. This technology node offers several advantages, including reduced leakage current and improved scaling, which are essential for achieving low power consumption. The circuit's design process involved extensive simulations to validate its performance, with a specific focus on noise and power metrics. Simulation results demonstrate that at 100 Hz frequency pertinent to ECG signals, the noise performance of the circuit reaches an impressive

62.095 nV/ $\sqrt{\text{Hz}}$. This low noise is crucial for maintaining signal integrity and ensuring accurate ECG readings, which are vital for patient monitoring. The power consumption is also measured at a mere 8.3797 μW , a significant reduction compared to existing designs. This ultralow power consumption ensures that the implantable device can operate for extended periods without frequent battery replacements, thereby enhancing patient convenience and device reliability. The result analysis of the proposed method with the existing state-of-the-art methods in terms of supply voltage, current, noise, gain, power, and technology are represented in Table 1.

Table 1. Result analysis

Parameters	Proposed	[7]	[22]	[28]
Supply voltage(V)	0.4	0.9	1	0.7
Noise	0.6860	1.46	1.22	4.11
Gain(db)	51.2	47.66	40.74	38.9
Power(W)	2.85u	3.7u	11.9u	4.32u
Technology	0.90um	0.35um	0.35um	0.5um

5. CONCLUSION

The research presented in this paper marks a significant advancement in the design of implantable medical devices, particularly through the development of a microwatt-level ECG analog circuit that excels in both low power consumption and noise efficiency. By leveraging the current reuse technique and implementing the circuit using 90 nm CMOS technology, we have demonstrated that achieving substantial improvements in these critical parameters is possible, addressing longstanding challenges in the field. The proposed work introduces a novel capacitive feedback amplifier that addresses the specific needs of ECG recordings by achieving low noise and low power consumption. The amplifier design is based on a current-reused OTA. To optimize power-to-noise efficiency, the OTA incorporates inverter-based differential pairs in its first stage. This choice improves the trade-off between power consumption and noise performance, which is crucial for accurate ECG signal acquisition. Furthermore, a class-AB output stage is employed to enhance the amplifier's gm/I (transconductance per unit current) efficiency. The OTA is implemented using advanced 90 nm CMOS technology, leveraging the benefits of scaled-down transistor dimensions. Through extensive measurement and evaluation, the research team demonstrates that the proposed amplifier exhibits exceptional performance in terms of power consumption and noise characteristics. The amplifier effectively meets the requirements for capturing high-quality ECG signals. By presenting this low noise and low power capacitive feedback amplifier, the paper contributes to the advancement of ECG recording technology. The amplifier's ability to achieve good performance in terms of power efficiency, noise reduction, and accurate ECG signal recording highlights its potential for various healthcare and biomedical applications.

REFERENCES




- [1] K. B. Pandya and K. A. Shah, "Performance evolution of different types of CMOS operational transconductance amplifier," *International Journal of Science and Research (IJSR)*, vol. 2, no. 3, pp. 91–96, 2013.
- [2] L. Shen, N. Lu, and N. Sun, "A 1-V 0.25- μW inverter stacking amplifier with 1.07 noise efficiency factor," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 3, pp. 896–905, Mar. 2018, doi: 10.1109/JSSC.2017.2786724.
- [3] S. Mondal and D. A. Hall, "A 13.9-nA ECG amplifier achieving 0.86/0.99 NEF/PEF using AC-coupled OTA-stacking," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 2, pp. 414–425, Feb. 2020, doi: 10.1109/JSSC.2019.2957193.
- [4] B. Johnson and A. Molnar, "An orthogonal current-reuse amplifier for multi-channel sensing," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 6, pp. 1487–1496, Jun. 2013, doi: 10.1109/JSSC.2013.2257478.
- [5] J. Zhang, H. Zhang, Q. Sun, and R. Zhang, "A low-noise, low-power amplifier with current-reused OTA for ECG recordings," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 12, no. 3, pp. 700–708, Jun. 2018, doi: 10.1109/TBCAS.2018.2819207.
- [6] S. H. Hesari, A. Hedayatipour, S. Aslanzadeh, and S. K. Islam, "Ultra low-power OTA for biomedical applications," in *2019 United States National Committee of URSI National Radio Science Meeting (USNC-URSI NRSM)*, Jan. 2019, pp. 1–2, doi: 10.23919/USNC-URSI-NRSM.2019.8712968.
- [7] G. C. U, B. L., and V. Ch, "500nW a low power switched capacitor based active low pass filter for biomedical applications," *International Journal of VLSI Design & Communication Systems*, vol. 7, no. 5/6, pp. 25–32, Dec. 2016, doi: 10.5121/vlsic.2016.7603.
- [8] B. K. Singh, G. Shankar, and B. B. Jain, "An overview on low voltage low power operational transconductance amplifier (OTA) for biomedical application," *International Journal of Engineering Trends and Applications (IJETA)*, vol. 8, no. 3, 2021.
- [9] P. Gupta and S. L. Tripathi, "Low power design of bulk driven operational transconductance amplifier," in *Proceedings of 2nd International Conference on 2017 Devices for Integrated Circuit, DevIC 2017*, Mar. 2017, vol. 61, pp. 241–246, doi: 10.1109/DEVIC.2017.8073944.
- [10] C. J. Deepu, X. Zhang, W. S. Liew, D. L. T. Wong, and Y. Lian, "An ECG-on-chip with 535 nW/channel integrated lossless data compressor for wireless sensors," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 11, pp. 2435–2448, Nov. 2014, doi: 10.1109/JSSC.2014.2349994.
- [11] T. Y. Wang, M. R. Lai, C. M. Twigg, and S. Y. Peng, "A fully reconfigurable low-noise biopotential sensing amplifier with 1.96

- noise efficiency factor," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 8, no. 3, pp. 411–422, Jun. 2014, doi: 10.1109/TBCAS.2013.2278659.
- [12] W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 1, no. 2, pp. 136–147, Jun. 2007, doi: 10.1109/TBCAS.2007.907868.
- [13] S. Iguchi, T. Sakurai, and M. Takamiya, "A low-power CMOS crystal oscillator using a stacked-amplifier architecture," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 11, pp. 3006–3017, Nov. 2017, doi: 10.1109/JSSC.2017.2743174.
- [14] V. Majidzadeh, A. Schmid, and Y. Leblebici, "Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 5, no. 3, pp. 262–271, Jun. 2011, doi: 10.1109/TBCAS.2010.2078815.
- [15] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 6, pp. 958–965, Jun. 2003, doi: 10.1109/JSSC.2003.811979.
- [16] Z. Zhang, F. Meng, and L. Fan, "Design of ECG front end amplifier based on CMOS OTA," *Journal of Physics: Conference Series*, vol. 1907, no. 1, May 2021, doi: 10.1088/1742-6596/1907/1/012002.
- [17] F. Moulahcene, N. E. Bouguechal, I. Benacer, and S. Hanfoug, "Design of CMOS two-stage operational amplifier for ECG monitoring system using 90nm technology," *International Journal of Bio-Science and Bio-Technology*, vol. 6, no. 5, pp. 55–66, Oct. 2014, doi: 10.14257/ijbsbt.2014.6.5.07.
- [18] T. Konishi, K. Inazu, G. Lee, M. Natsui, S. Masui, and B. Murmann, "Design optimization of high-speed and low-power operational transconductance amplifier using gmldd lookup table methodology," *IEICE Transactions on Electronics*, vol. E94-C, no. 3, pp. 334–345, 2011, doi: 10.1587/transele.E94.C.334.
- [19] M. Ben Amor, A. Fakhfakh, H. Mnif, and M. Loulou, "Dual band CMOS LNA design with current reuse topology," *International Journal of Electronics*, vol. 95, no. 3, pp. 193–210, Mar. 2008, doi: 10.1080/00207210701827863.
- [20] L. Dong, X. Zhao, and Y. Wang, "Design of an adaptively biased low-dropout regulator with a current reusing current-mode OTA using an intuitive analysis method," *IEEE Transactions on Power Electronics*, vol. 35, no. 10, pp. 10477–10488, Oct. 2020, doi: 10.1109/TPEL.2020.2976118.
- [21] K. Chandrashekar and B. Bakkaloglu, "A 10 b 50 MS/s opamp-sharing pipeline A/D with current-reuse OTAs," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 9, pp. 1610–1616, Sep. 2011, doi: 10.1109/TVLSI.2010.2052376.
- [22] M. Mudavath, K. H. Kishore, A. Hussain, and C. S. Boopathi, "Design and analysis of CMOS RF receiver front-end of LNA for wireless applications," *Microprocessors and Microsystems*, vol. 75, Jun. 2020, doi: 10.1016/j.micpro.2020.102999.
- [23] J. S. Mincey, C. Briseno-Vidrios, J. Silva-Martinez, and C. T. Rodenbeck, "Low-power gm-C filter employing current-reuse differential difference amplifiers," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 64, no. 6, pp. 635–639, Jun. 2017, doi: 10.1109/TCSII.2016.2599027.
- [24] J. Lee *et al.*, "A 0.8-V 82.9- μ SW in-ear BCI controller IC with 8.8 PEF EEG instrumentation amplifier and wireless BAN transceiver," *IEEE Journal of Solid-State Circuits*, vol. 54, no. 4, pp. 1185–1195, Apr. 2019, doi: 10.1109/JSSC.2018.2888845.
- [25] C. Chen and Z. Cai, "A 2.4 GHz 2.2 mW current reusing passive mixer with gm-boosted common-gate TIA in 180 nm CMOS," *IEICE Electronics Express*, vol. 16, no. 2, 2019, doi: 10.1587/ele.16.20181032.
- [26] P. V. Lakshmi, S. Musala, and A. Srinivasulu, "A high gain low noise amplifier for implantable cardio technologies," *Microsystem Technologies*, vol. 28, no. 4, pp. 1047–1057, Mar. 2022, doi: 10.1007/s00542-022-05260-5.
- [27] S. Mondal, O. Ghadami, and D. A. Hall, "10.2 A 139 μ W 104.8dB-DR 24kHz-BW CT $\Delta\Sigma$ with chopped AC-coupled OTA-stacking and FIR DACs," in *2021 IEEE International Solid-State Circuits Conference (ISSCC)*, Feb. 2021, pp. 166–168, doi: 10.1109/ISSCC42613.2021.9366002.
- [28] M. Mudavath and K. Harikishore, "Design of CMOS RF front-end of low noise amplifier for LTE system applications," *Asian Journal of Information Technology*, vol. 15, no. 20, pp. 4040–4047, 2016.
- [29] E. J. Van Der Zwan, E. A. M. Klumperink, E. J. Van Der Zwan, and E. Seevinck, "A CMOS OTA for HF filters with programmable transfer function," *IEEE Journal of Solid-State Circuits*, vol. 26, no. 11, pp. 1720–1723, 1991, doi: 10.1109/4.98994.
- [30] L. H. C. Ferreira, T. C. Pimenta, and R. L. Moreno, "An ultra-low-voltage ultra-low-power CMOS miller OTA with Rail-to-Rail input/output swing," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 54, no. 10, pp. 843–847, Oct. 2007, doi: 10.1109/TCSII.2007.902216.
- [31] S. Mumjadi, A. Chada, and C. Karthik, "Revolutionizing efficiency: a novel strategy for quantum noise mitigation," in *Lecture Notes in Networks and Systems*, vol. 967 LNNS, Springer Nature Singapore, 2024, pp. 83–93.
- [32] E. D. C. Cotrim and L. H. C. Ferreira, "An ultra-low-power CMOS symmetrical OTA for low-frequency Gm-C applications," *Analog Integrated Circuits and Signal Processing*, vol. 71, no. 2, pp. 275–282, Feb. 2012, doi: 10.1007/s10470-011-9618-5.
- [33] J. Galan, R. G. Carvajal, A. Torralba, F. Muñoz, and J. Ramirez-Angulo, "A low-power low-voltage OTA-C sinusoidal oscillator with a large tuning range," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 52, no. 2, pp. 283–291, Feb. 2005, doi: 10.1109/TCSI.2004.841599.
- [34] S. Mumjadi and G. C. Udari, "Design and implementation of low quantum cost reversible universal shift register," in *2023 14th International Conference on Computing Communication and Networking Technologies, ICCCNT 2023*, Jul. 2023, vol. 38, pp. 1–7, doi: 10.1109/ICCCNT56998.2023.10308337.
- [35] R. Nagulapalli, K. Hayatleh, S. Barker, S. Zourob, and N. Yassine, "An OTA gain enhancement technique for low power biomedical applications," *Analog Integrated Circuits and Signal Processing*, vol. 95, no. 3, pp. 387–394, Mar. 2018, doi: 10.1007/s10470-018-1148-y.
- [36] M. Kwon *et al.*, "A low-power 65/14nm stacked CMOS image sensor," in *2020 IEEE International Symposium on Circuits and Systems (ISCAS)*, Oct. 2020, pp. 1–4, doi: 10.1109/ISCAS45731.2020.9180435.
- [37] A. El Mourabit, G. N. Lu, and P. Pittet, "Wide-linear-range subthreshold OTA for low-power, low-voltage, and low-frequency applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 52, no. 8, pp. 1481–1488, Aug. 2005, doi: 10.1109/TCSI.2005.852011.
- [38] M. Swathi and B. Rudra, "Implementation of reversible logic gates with quantum gates," in *2021 IEEE 11th Annual Computing and Communication Workshop and Conference, CCWC 2021*, Jan. 2021, pp. 1557–1563, doi: 10.1109/CCWC51732.2021.9376060.
- [39] G. He, J. Jin, P. Liang, and S. Li, "Low-voltage, low-power operational transconductance amplifier using novel current-mirrors," *Australian Journal of Electrical and Electronic Engineering*, vol. 11, no. 2, pp. 137–143, 2014, doi: 10.7158/E13-051.2014.11.2.
- [40] X. Zhao, D. L. Lewis, H. H. S. Lee, and S. K. Lim, "Low-power clock tree design for pre-bond testing of 3-D stacked ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 5, pp. 732–745, May 2011, doi: 10.1109/TCAD.2010.2098130.




- [41] H. Faraji Baghtash, "A 0.4 V, body-driven, fully differential, tail-less OTA based on current push-pull," *Microelectronics Journal*, vol. 99, p. 104768, May 2020, doi: 10.1016/j.mejo.2020.104768.
- [42] M. Swathi and B. Rudra, "Novel encoding method for quantum error correction," in *2022 IEEE 12th Annual Computing and Communication Workshop and Conference, CCWC 2022*, Jan. 2022, pp. 1001–1005, doi: 10.1109/CCWC54503.2022.9720880.
- [43] F. Capasso *et al.*, "Quantum functional devices: Resonant-tunneling transistors, circuits with reduced complexity, and multiple-valued logic," *IEEE Transactions on Electron Devices*, vol. 36, no. 10, pp. 2065–2082, 1989, doi: 10.1109/16.40888.
- [44] L. Le Guevel *et al.*, "Low-power transimpedance amplifier for cryogenic integration with quantum devices," *Applied Physics Reviews*, vol. 7, no. 4, Dec. 2020, doi: 10.1063/5.0007119.
- [45] M. Swathi and B. Rudra, "Experimental analysis of a quantum encoder in various quantum systems," in *2022 IEEE 13th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference, UEMCON 2022*, Oct. 2022, pp. 138–143, doi: 10.1109/UEMCON54665.2022.9965678.
- [46] S. Kundra, "Low power folded cascode OTA," *International Journal of VLSI Design & Communication Systems*, vol. 3, no. 1, pp. 127–136, Feb. 2012, doi: 10.5121/vlsic.2012.3111.
- [47] C. Naquin *et al.*, "Application of a quantum-well silicon NMOS transistor as a folding amplifier frequency multiplier," *IEEE Journal of the Electron Devices Society*, vol. 5, no. 3, pp. 224–231, May 2017, doi: 10.1109/JEDS.2017.2668362.
- [48] M. Swathi and B. Rudra, "An efficient approach for quantum entanglement purification," *International Journal of Quantum Information*, vol. 20, no. 4, Feb. 2022, doi: 10.1142/S0219749922500046.
- [49] Y. X. Liang, "Ultra-low-noise transimpedance amplifier in cryogenic STM for studying novel quantum states by measuring shot noise," *Fizika Nizkikh Temperatur*, vol. 49, no. 5, pp. 676–685, May 2023, doi: 10.1063/1.50017824.
- [50] M. Swathi and B. Rudra, "A novel approach for asymmetric quantum error correction with syndrome measurement," *IEEE Access*, vol. 10, pp. 44669–44676, 2022, doi: 10.1109/ACCESS.2022.3170039.
- [51] S. Mummadi and G. C. Udari, "An efficient reversible universal shift register with minimal quantum cost," in *WINTeCHCON 2023 - IEEE Women in Technology Conference: Emerging Technologies from Silicon to Software for a Sustainable Future*, Sep. 2023, vol. 3, pp. 1–7, doi: 10.1109/WINTeCHCON58518.2023.10276831.
- [52] K. Wintersperger *et al.*, "Neutral atom quantum computing hardware: performance and end-user perspective," *EPJ Quantum Technology*, vol. 10, no. 1, Aug. 2023, doi: 10.1140/epjqt/s40507-023-00190-1.
- [53] S. Mummadi and B. Rudra, "Practical demonstration of quantum key distribution protocol with error correction mechanism," *International Journal of Theoretical Physics*, vol. 62, no. 4, Apr. 2023, doi: 10.1007/s10773-023-05324-w.
- [54] C. A. Ryan, B. R. Johnson, D. Ristè, B. Donovan, and T. A. Ohki, "Hardware for dynamic quantum computing," *Review of Scientific Instruments*, vol. 88, no. 10, Oct. 2017, doi: 10.1063/1.5006525.
- [55] S. Mummadi and B. Rudra, "Quantum cost optimization algorithm for entanglement-based asymmetric quantum error correction," *International Journal of Theoretical Physics*, vol. 62, no. 11, Nov. 2023, doi: 10.1007/s10773-023-05497-4.

BIOGRAPHIES OF AUTHORS



Udari Gnaneshwara Chary    received his master's degree in VLSI systems design from Jawaharlal Nehru Technological University Hyderabad. He works as an assistant professor at the B.V. Raju Institute of Technology. Pursuing Ph.D. at Koneru Lakshmaiah University (KLEF). He had 14 years of teaching experience. His research interests include CMOS analog design, VLSI system design, and quantum computing. He can be contacted at email: gnaneshwarchary@gmail.com.



Kakarla Hari Kishore    born in Vijayawada, Andhra Pradesh, India. He received B.Tech. (ECE) from JN-TUH, M.Tech. from SK University, Andhra Pradesh, India. He received his Ph.D. in VLSI from Koneru Lakshmaiah Education Foundation. He received his Postdoctoral Fellowship (PDF) in Malaysia. At present, he is working as professor in ECE. He has published 3 IEEE Transactions and more than 121 research articles published in international journals/conferences with an H-index of 33. He has filled and published 07 patents and 03 Textbooks published. He is editorial board member/reviewer for several international journals/conferences. His research interests include VLSI design, fault tolerance and digital testing, IoT, communications, and signal processing. He is a life member of ISTE and IE. He can be contacted at email: kakarla.harikishore@kluniversity.in.