Five-level three phase cascaded H-bridge inverter using digital signal processor control for renewable energy applications

Bancha Hiransing¹, Boonthong Wasuri^{2,4}, Sanya Kuankid^{1,4}, Thanin Muangpool^{3,4}

¹Program of Electrical Engineering, Faculty of Science and Technology, Nakhon Pathom Rajabhat University, Nakhon Pathom, Thailand ²Program of Industrial Education, Faculty of Science and Technology, Nakhon Pathom Rajabhat University, Nakhon Pathom, Thailand ³Program of Computer Technology, Faculty of Science and Technology, Nakhon Pathom Rajabhat University, Nakhon Pathom, Thailand ⁴Creating Innovation for Sustainable Development Research Center, Nakhon Pathom Rajabhat University, Nakhon Pathom, Thailand

Article Info

Article history:

Received Apr 13, 2024 Revised Oct 25, 2024 Accepted Nov 20, 2024

Keywords:

Cascaded H-bridge Five level three phase inverters Multilevel inverter Renewable energy Total harmonic distortion

ABSTRACT

This article presents a five-level three-phase cascaded H-bridge inverter for renewable energy applications, aimed at reducing total harmonic distortion (THD) and enhancing efficiency. The inverter uses a digital signal processing board, TMS320F28335, to generate pulse-width modulation signals through MATLAB/Simulink, ensuring precise control. The experimental setup includes an 84 VDC input voltage and a 300-watt load. Simulation and experimental results closely align, validating the accuracy of the simulation model. The output voltage shows a stepped pattern characteristic of multilevel inverters, significantly reducing harmonic distortion. THD analysis reveals a substantial reduction at higher modulation indices, with particularly low THD at a modulation index of 0.95. Consistent THD levels across modulation indices of 0.5, 0.8, and 0.95 demonstrate robust performance under varying conditions. Comparative analysis indicates that the proposed inverter achieves lower THD levels than traditional inverters, enhancing power quality and system efficiency. The five-level three-phase cascaded H-bridge inverter offers a promising solution for renewable energy applications by significantly reducing THD and improving power quality. Its robust performance and scalability potential contribute valuable advancements to renewable energy systems.

This is an open access article under the <u>CC BY-SA</u> license.



Corresponding Author:

Thanin Muangpool Department of Computer Technology, Faculty of Science and Technology, Nakhon Pathom Rajabhat University 85 Malaiman Road, Muang District, Nakhon Pathom 73000, Thailand Email: signal@npru.ac.th

1. INTRODUCTION

The global adoption of renewable energy sources has gained substantial traction in recent years due to escalating environmental concerns and the recognition of the finite nature of traditional energy reservoirs. Governments, industries, and academic institutions worldwide are increasingly prioritizing the transition to renewable energy to mitigate the adverse impacts of climate change and ensure a sustainable energy future. Solar, wind, and other renewable energy sources are being integrated into the power grid, but their effective utilization presents significant challenges, particularly in power conversion and grid integration. These challenges arise from the intermittent nature of renewable energy sources, variations in power output, and the need for efficient and reliable power electronic circuits [1], [2].

In response to these challenges, there is a critical need for developing advanced power electronic circuits that can harness renewable energy inputs with precision and efficiency. Power inverters, which

convert direct current (DC) from renewable sources into alternating current (AC) for grid use, play a pivotal role in this process. Traditional inverters, commonly used in renewable energy systems, often struggle with constraints such as voltage regulation, harmonic distortion, and energy losses. These issues impede the performance and reliability of renewable energy systems, necessitating improvements in inverter technology [3].

Previous studies have explored various multilevel inverter topologies and their advantages [4]–[7]. For instance, Vemuganti *et al.* [8] conducted a survey on reduced switch count multilevel inverters, highlighting their efficiency and reduced complexity. Their research underscored the potential of multilevel inverters to provide superior performance in renewable energy systems. Kadhim and Hasan [9] examined the enhancement of power stability and efficiency using multilevel inverter technology based on renewable energy sources. Their findings indicated that multilevel inverters, such as the five-level H-bridge architecture, offer enhanced output waveform fidelity, reduced switching losses, and increased efficiency, making them suitable for modern renewable energy applications.

Despite these advancements, there remain unresolved issues in achieving optimal voltage regulation and minimizing harmonic distortion in renewable energy applications. Traditional inverters often exhibit significant total harmonic distortion (THD), which can adversely affect the quality of power delivered to the grid and reduce the lifespan of electrical components [10], [11]. This paper addresses these challenges by presenting a five-level three-phase cascaded H-bridge inverter design that focuses on reducing THD and improving power conversion efficiency, thereby advancing the reliability and quality of renewable energy systems. The proposed circuit employs two sets of H-bridge inverters connected in series, each with separate power sources. The control circuitry utilizes phase disposition-pulse width modulation (PD-PWM) techniques for switching, employing a TMS320F28335 digital signal processor (DSP) board in conjunction with MATLAB/Simulink software to generate PWM signals. This configuration aims to enhance power conversion efficiency, reduce harmonic distortion, and facilitate seamless integration with existing grid infrastructures. The five-level structure of the inverter is particularly advantageous as it provides higher voltage levels, improved output waveform quality, and reduced electromagnetic interference compared to conventional two-level inverters.

This research presents several new contributions: a novel five-level three-phase H-bridge inverter circuit configuration for improved power conversion efficiency; implementation of a PD-PWM technique using a DSP board and MATLAB/Simulink for precise control; and comprehensive analysis of the THD levels to validate the performance improvements. The innovative aspects of this study include the use of separate power sources for each H-bridge set, which enhances the modularity and scalability of the inverter system, and the employment of advanced control algorithms to optimize the switching sequences and minimize power losses. The subsequent sections of this manuscript will elaborate on the design, implementation, and evaluation of the proposed inverter circuit, demonstrating its potential to enhance the performance and reliability of renewable energy systems. By addressing the critical challenges of power conversion and grid integration, this research aims to contribute to the broader adoption of renewable energy technologies and support the global transition towards a more sustainable energy future.

2. METHOD

This study presents a 5-level three-phase H-bridge inverter of the cascaded-cell type for renewable energy sources. The methodology encompasses a detailed analysis of the power circuit and modulation techniques, focusing on PWM control. Additionally, harmonic distortion analysis is conducted to assess the waveform quality. The experimental setup employs a THD board and MATLAB/Simulink software for signal generation and analysis.

2.1. Cascaded H-bridge five-level inverter

Multilevel inverters (MLIs) are widely used in current applications, primarily consisting of three main types: i) Neutral point clamped multilevel inverters (NPCMLI), also known as the diode clamped multilevel inverters (DCMLI), produces multiple voltage steps by using diodes to clamp voltages at specific levels; ii) Flying capacitor multilevel inverters (FCMLI) uses capacitors to produce a range of voltage levels, improving the quality of the waveform; and iii) Cascaded H-bridge multilevel inverters (CHBMLI) for multilevel voltage output [4], [12]–[16]. Additionally, there are several other types of multilevel inverters, such as the generalized multilevel inverter [17]–[19], mixed-level hybrid multilevel inverter [20], and back-to-back diode-clamp multilevel inverter [21], among others.

In this article, we choose a cascaded H-bridge multilevel inverter [22]–[25]. The single-phase fivelevel CHBMLI, composed of two H-bridges, utilizes a cascaded inverter with separate DC sources (SDCSs) to synthesize voltage from multiple DC voltage sources. Figure 1 illustrates the Two H-bridge consisting of 8 MOSFET switches, with each H-bridge comprising 4 MOSFET switches. The operational principle of CHBMLI entails three output voltage levels: +Vdc, 0, and -Vdc, which are connected to the DC power supply to convert into AC electricity through the independent circuit connection of switches. When switches S_{11} and S_{14} are in the on state, switches S_{12} and S_{13} will receive a voltage of +Vdc, conversely, when switches S_{12} and S_{13} are on, switches S_{11} and S_{14} will receive a voltage of -Vdc. However, if switches S_{11} and S_{13} or S_{12} and S_{14} are simultaneously on, the output voltage will be 0. The output voltage is a cumulative effect of the voltage generated in each cell. The number of output voltage levels is $2^*(m+1)$, where *m* is the number of cells. The output voltage of the CHB inverter leg is increased by the addition of the output voltage of the H-bridge [6], [26], [27].



Figure 1. Single phase N-level CHBMLI topology [6]

The number of levels in cascaded H-bridge multilevel inverters is related to the input DC voltage source or the number of cells in an H-bridge inverter, which can be expressed as (1).

$$m = 2s + 1 \tag{1}$$

The number of switch devices in cascaded H-bridge multilevel inverters is related to the number of voltage levels of the output AC voltage, given by (2).

$$n = 2 \times (m-1) \tag{2}$$

For the number of levels of the output phase voltage, it can be determined by (3).

$$m_P = 2s + 1 \tag{3}$$

The number of levels of the output line-to-line voltage can be found from (4).

$$m_L = 4s - 1 \tag{4}$$

Calculating the output phase voltage magnitude of the inverter can be achieved by (5).

$$V_{AN} = V_{dc1} + V_{dc2} + \dots + V_{dc(S-1)} + V_{dcs}$$
⁽⁵⁾

where m_P is the number of levels of the output phase voltage of the inverter. m_L is the number of levels of the output line-to-line voltage of the inverter, and s is the number of input DC voltage sources.

2.2. Power circuit and modulation techniques of multilevel inverters

2.2.1. Power circuit

In this research, a five-level three-phase H-bridge inverter of the cascaded-cell type, which offers advantages such as a simple circuit structure, ease of design, high-quality output voltage, and low harmonic distortion, is selected. It is suitable for driving electric motors with high power ratings. Figure 2 illustrates the circuit topology proposed in this study, comprising two independent DC power sources, each rated at 84 VDC. Each set of these power sources feeds into the power circuit of the five-level three-phase H-bridge inverter, with each cell of the H-bridge comprising two sets. This configuration results in an output voltage waveform resembling a step ladder, facilitating its compatibility with AC load applications. The control circuit employs a TMS320F28335 DSP board in conjunction with MATLAB/Simulink software to generate

12 sets of PWM signals, which are then fed into the inverter circuit through the gate drive circuit, dead-time circuit, and ground separation circuit. This ensures signal integrity and safeguards against potential damage to components within the circuit.



Figure 2. Power circuit of the five-level three-phase H-bridge cascaded-cell inverter used in the research article

2.2.2. Modulation techniques of multilevel inverters

The PWM technique used to control the power circuit of multilevel inverters employs modulation between a reference signal and a triangular carrier wave. The width of the PWM signal depends on the amplitude of the reference signal compared to the amplitude of the carrier wave. Figure 3 illustrates the modulation techniques used in the inverter design, with Figure 3(a) showing the PWM signal modulation process using a reference signal and triangular carrier wave, and Figure 3(b) depicting the three-phase carrier-based POD PWM technique for minimizing harmonic distortion, expressed by (6).

$$\frac{T_P}{T_C} = A ; 0 \le A \le 1 \tag{6}$$

where T_P is the pulse width of the output signal. T_C is the period of the carrier wave. A is the amplitude of the reference signal.

The output phase voltage of the five-level three-phase H-bridge cascaded-cell inverter circuit correlates with the modulation index (m) and the V_{dc} , as defined by (7).

$$V_{1,Peak} = m_a \cdot V_{dc} ; (m_a \le 1) \tag{7}$$

$$V_{dc} = sE \tag{8}$$

where E is the sub-inverter voltage level. s is the number of input DC voltage sources per phase. The number of carrier waves can be obtained from (9).

$$n_c = n - 1 \tag{9}$$

where n_c is the number of carrier waves. *n* is the number of levels of the output phase voltage. The circuit generates double-edge PWM signals using a digital signal processor board TMS320F28335 in conjunction with MATLAB/Simulink software, as depicted in Figure 4.



Figure 3. The modulation techniques used in the inverter design (a) relationship between reference signal and carrier signal (b) three-phase carrier-based POD PWM techniques



Figure 4. Generation of sinusoidal PWM signals using a DSP board with MATLAB/Simulink

2.2.3. Harmonic distortion analysis

Multilevel inverter circuits produce output voltages that closely resemble sinusoidal waveforms but may contain harmonic distortions. Therefore, the waveform with such distortions can be analyzed using Fourier series analysis theory. The analysis of non-sinusoidal waveforms and periodic signals with a fundamental frequency can be defined by the Fourier series as (10):

$$f(t) = \frac{a_0}{2} + \sum_{n=1}^{\infty} (a_n \cos n \,\omega t + b_n \sin n \,\omega t) \tag{10}$$

When the Fourier coefficient is:

$$a_n = \frac{1}{\pi} \int_0^{2\pi} f(t) \cos(n\omega t) \, d(\omega t), n = 0, 1, 2, \dots, \infty$$
(11)

$$b_n = \frac{1}{\pi} \int_0^{2\pi} f(t) \sin(n\omega t) \, d(\omega t), \, n = 0, 1, 2, \dots, \infty$$
(12)

Alternatively, we can express it as (13):

$$f(t) = C_o + \sum_{n=1}^{\infty} C_n \cos(n\omega t + \theta_n)$$
(13)

where:

$$C_0 = a_0 C_n = \sqrt{a_n^2 + b_n^2} \theta_n = tan^{-1} \frac{b_n}{a_n}$$
 (14)

Finally, we obtain the Fourier coefficients in (14), which can be used to determine the total harmonic distortion of the current and output voltage, given by (15).

$$THD_{I} = \frac{\sqrt{\sum_{n=2}^{\infty} l_{n}^{2}}}{l_{1}}$$

$$THD_{V} = \frac{\sqrt{\sum_{n=2}^{\infty} v_{n}^{2}}}{v_{1}}$$

$$(15)$$

where I_1 is the amplitude of the current harmonic order 1. V_1 is the amplitude of the voltage harmonic order 1. I_n is the amplitude of the current harmonic order n. V_n is the amplitude of the voltage harmonic order n.

Based on the voltage waveform illustrated in Figure 5, we apply (10)-(14) to perform a detailed Fourier series analysis, which helps in breaking down the waveform into its fundamental and harmonic components. By calculating the Fourier coefficients from these equations, we can precisely quantify the individual harmonic contributions present in the waveform.



Figure 5. Analysis of the total harmonic distortion of the output voltage waveform

3. **RESULTS AND DISCUSSION**

The experimental setup of the five-level three-phase H-bridge inverter circuit involves the integration of various components. These components include the power circuit section, control circuit section, direct current power supply, a 300-watt load (light bulb), and measuring instruments. The prototype setup, as depicted in Figure 6, incorporates a circuit that generates PWM signals utilizing a digital signal processing board, TMS320F28335, through MATLAB/Simulink software. These PWM signals are then outputted through the digital output port of the board.



Figure 6. The prototype circuit constructed for this experiment

3.1. Input voltage analysis

The circuit is supplied with an 84 VDC input voltage from a battery consisting of seven 12 VDC cells. Figure 7 shows the DC voltage at the input, comparing simulation in Figure 7(a) and experimental results in Figure 7(b). The close match between the simulated and experimental data confirms the accuracy of the simulation model in replicating real-world conditions. This consistency is crucial as it validates the reliability of our experimental setup.



Figure 7. Input voltage (a) simulation and (b) experimental results

3.2. Output voltage

Figure 8 presents the output voltage for both simulation in Figure 8(a) and experimental results in Figure 8(b). The waveforms illustrate a stepped voltage pattern characteristic of multilevel inverters, which helps in reducing harmonic distortion. Figure 9 shows the output phase voltage and current at a load of 300 Watts, comparing simulation in Figure 9(a) with experimental results in Figure 9(b). The agreement between these results further substantiates the model's reliability and the efficiency of the PWM control strategy employed.



Figure 8. Output phase voltage operating at three-level (a) simulation and (b) experimental results



Figure 9. Output phase voltage operating at five-level (a) simulation and (b) experimental results

3.3. Harmonic distortion analysis

Total harmonic distortion of the output voltage is a critical parameter in assessing inverter performance. Figure 10 illustrates the output voltage and THD from the simulation at a modulation index (m) of 0.95, with Figure 10(a) showing the phase voltage V_{AN} , Figure 10(b) displaying the phase voltage V_{BN} , and Figure 10(c) depicting the phase voltage V_{CN} . The observed THD levels in the simulation indicate a significant reduction compared to conventional inverter designs. Figures 11(a) and 11(b) show the line voltage from the simulation at modulation indices of 0.5 and 0.8, respectively, providing insights into the performance across different operating conditions. This reduction in THD is pivotal for enhancing the quality of power delivered to the grid, reducing potential disturbances.

Table 1 shows the correlation between the modulation index and the total harmonic distortion for phases V_{AN} , V_{BN} , and V_{CN} obtained from the simulation. As the modulation index increases, the THD decreases significantly, especially in the linear modulation range. For instance, at a modulation index of 0.10, the THD values for phases V_{AN} , V_{BN} , and V_{CN} are extremely high, approximately 240%. However, as the modulation index increases to 1.00, the THD values drop to 30.52%, 23.63%, and 23.86%, respectively. This trend continues in the over modulation range, with the THD values slightly increasing at higher modulation indices but remaining significantly lower than the initial values.



Figure 10. Output phase voltage and total harmonic distortion from the simulation at $m_a = 0.95$ (a) phase voltage V_{AN} (b) phase voltage V_{BN} and (c) phase voltage V_{CN}



Figure 11. Output line-to-line voltage from the simulation using MATLAB/Simulink (a) $m_a = 0.5$ and (b) $m_a = 0.8$

Table 1. The correlation between the modulation index and the total harmonic distortion obtained from the simulation

from the simulation					
Modulation	(THD%)	(THD%)	(THD%)	Operating status of	The modulation
Index (m_a)	PhaseV _{AN}	PhaseV _{BN}	Phase V_{CN}	the H-bridge cells	index range
0.10	240.99	242.36	242.47	Cells 1 active	Linear modulation
0.25	126.62	128.20	128.23	Cell 2 inactive	
0.50	50.24	53.84	54.99		
0.75	36.35	41.75	41.77		
1.00	30.52	23.63	23.86		
1.50	23.60	23.82	23.86	Cells 1 and 2 are	Over modulation
3.24	31.99	35.57	35.57	active	
3.50	33.92	35.72	36.18		

3.4. Discussion

When comparing our results with previous studies, we observe a marked improvement in the harmonic performance of our proposed inverter design [28]–[30]. The proposed technique, leveraging the capabilities of the TMS320F28335 DSP board for precise PWM control, achieves lower THD, thus enhancing overall system performance. This finding aligns with recent literature, where advanced control algorithms have shown promise in improving inverter outputs. However, our study uniquely combines these algorithms with a cascaded H-Bridge topology, presenting a novel approach to THD reduction.

The proposed five-level three-phase cascaded H-bridge inverter has been tested under a 300 W load, but its performance at higher power levels is important to consider for broader applications. Based on the design and the modular nature of the inverter, it is expected to scale effectively to handle higher loads while maintaining its benefits, such as reduced THD and improved power conversion efficiency. At higher loads, the inverter is still expected to produce a stepped output waveform, characteristic of multilevel inverters, which helps maintain low THD levels. However, as the current increases with larger loads, there may be a slight increase in harmonic content, although the THD is expected to remain significantly lower than traditional two-level inverters. For instance, at a modulation index of 1.0, the inverter achieved a THD of 23.63% at 300 W, and similar levels are anticipated at higher loads due to the multilevel output design.

In terms of efficiency, the inverter's performance is strongly tied to switching frequency and load. At higher loads, efficiency may decrease slightly due to increased switching losses and thermal stress on the components. However, the cascaded H-bridge configuration helps to distribute thermal stress across multiple cells, which reduces the likelihood of efficiency loss. To ensure continued high efficiency and long-term reliability at higher power levels, advanced thermal management solutions, such as heat sinks or active cooling, should be considered, especially when scaling the inverter for larger renewable energy systems.

4. CONCLUSION

This study introduces a five-level three-phase cascaded H-bridge inverter specifically designed for renewable energy applications. The primary focus was on reducing THD and improving power conversion efficiency. The results demonstrate that the proposed inverter achieves a significant reduction in THD, particularly with a THD level of 23.63% at a modulation index of 1.0. Additionally, the experimental results closely match the simulation data, confirming the accuracy and reliability of the design. The modular architecture of the inverter allows for easy scalability, making it suitable for small- and large-scale renewable energy systems, thereby improving power quality and system reliability.

The significance of this study lies in its contribution to the field of renewable energy systems, where traditional inverters often face challenges related to high THD and limited efficiency. The proposed inverter, with its cascaded H-bridge design, offers a practical solution to these problems by producing a higher quality output waveform, reducing switching losses, and improving energy conversion efficiency. This makes the inverter highly adaptable for various renewable energy applications, from small-scale residential systems to larger commercial grid-connected systems.

However, this study does have certain limitations. The inverter's performance was experimentally validated at a 300 W load, and its behavior under higher loads was not tested in practice. While the results indicate that the inverter can scale to larger loads, future experiments are necessary to verify this. Additionally, the control algorithms used in this study, though effective, could be further optimized to enhance performance under dynamic and variable load conditions. The study also does not address long-term reliability and the overall cost of implementation, which are critical considerations for large-scale deployment.

For future research, it is recommended to explore the optimization of control algorithms to improve the inverter's performance under more dynamic load conditions and varying renewable energy sources. Further testing of the inverter under higher power levels and different types of renewable energy, such as wind and hydroelectric, would provide additional insights into its broader applications. It would also be beneficial to investigate advanced thermal management techniques and fault-tolerant designs to ensure the reliability of the inverter in large-scale renewable energy systems. Moreover, integrating the inverter with energy storage systems could enhance energy management and grid stability.

ACKNOWLEDGEMENTS

This research was made possible by the kind support of the Research and Development Institute of Nakhon Pathom Rajabhat University, and Creating Innovation for Sustainable Development Research Center, Nakhon Pathom Rajabhat University, Nakhon Pathom, Thailand

REFERENCES

- P. Swain, S. Jagadish, and K. N. S. U. Mahesh, "Integration of renewable sources of energy into power grid," in *TENSYMP 2017 IEEE International Symposium on Technologies for Smart Cities*, 2017, pp. 1–5, doi: 10.1109/TENCONSpring.2017.8070012.
- [2] J. T. Fernando, S. R. Siani, and A. J. de Hoyos Guevara, "Renewable energy sources in developing countries: challenges and opportunities for a sustainable development agenda," in *Proceedings of the 12Th International Conference on Innovation and Management*, 2015, pp. 548–552.
- [3] F. Blaabjerg, Y. Yang, K. A. Kim, and J. Rodriguez, "Power electronics technology for large-scale renewable energy generation," in *Proceedings of the IEEE*, 2023, vol. 111, no. 4, pp. 335–355, doi: 10.1109/JPROC.2023.3253165.
- [4] S. Choudhury, M. Bajaj, T. Dash, S. Kamel, and F. Jurado, "Multilevel inverter: a survey on classical and advanced topologies, control schemes, applications to power system and future prospects," *Energies*, vol. 14, no. 18, 2021, doi: 10.3390/en14185773.
- [5] S. Zhao, L. Zhang, Y. Liu, and P. Yu, "Overview of multilevel inverter topologies and modulation methods," *Lecture Notes in Electrical Engineering*, vol. 864 LNEE, pp. 1–13, 2022, doi: 10.1007/978-981-16-9905-4_1.
- [6] A. Bughneda, M. Salem, A. Richelli, D. Ishak, and S. Alatai, "Review of multilevel inverters for PV energy system applications," *Energies*, vol. 14, no. 6, 2021, doi: 10.3390/en14061585.
- [7] H. Gupta, A. Yadav, and S. K. Maurya, "Evaluative study of cascaded multilevel inverter topologies," *Lecture Notes in Electrical Engineering*, vol. 852, pp. 255–265, 2022, doi: 10.1007/978-981-16-9239-0_19.
- [8] H. P. Vemuganti, D. Sreenivasarao, S. K. Ganjikunta, H. M. Suryawanshi, and H. Abu-Rub, "A survey on reduced switch count multilevel inverters," *IEEE Open Journal of the Industrial Electronics Society*, vol. 2, pp. 80–111, 2021, doi: 10.1109/OJIES.2021.3050214.
- [9] I. J. Kadhim and M. J. Hasan, "Enhancing power stability and efficiency with multilevel inverter technology based on renewable energy sources," *Electric Power Systems Research*, vol. 231, 2024, doi: 10.1016/j.epsr.2024.110290.
- [10] T. A. Devi et al., "Hybrid optimal-FOPID based UPQC for reducing harmonics and compensate load power in renewable energy sources grid connected system," PLoS ONE, vol. 19, no. 5 May, 2024, doi: 10.1371/journal.pone.0300145.
- [11] I. Soltani, M. Sarvi, and F. Salahian, "Various types of particle swarm optimization-based methods for harmonic reduction of cascade multilevel inverters for renewable energy sources," *International Journal of Innovation and Applied Studies*, vol. 2, no. 4, pp. 671–681, 2013.
- [12] S. Nyamathulla and D. Chittathuru, "A review of multilevel inverter topologies for grid-connected sustainable solar photovoltaic systems," *Sustainability (Switzerland)*, vol. 15, no. 18, 2023, doi: 10.3390/su151813376.
- [13] V. K. N. V. and G. T, "A comprehensive survey on reduced switch count multilevel inverter topologies and modulation techniques," *Journal of Electrical Systems and Information Technology*, vol. 10, no. 1, 2023, doi: 10.1186/s43067-023-00071-8.
- [14] A. Seifi, M. Hosseinpour, and A. Dejamkhooy, "A switch-source cell-based cascaded multilevel inverter topology with minimum number of power electronics components," *Transactions of the Institute of Measurement and Control*, vol. 43, no. 5, pp. 1212–1225, 2021, doi: 10.1177/0142331220974137.
- [15] M. Sarebanzadeh et al., "A 15-level switched-capacitor multilevel inverter structure with self-balancing capacitor," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 3, pp. 1477–1481, 2022, doi: 10.1109/TCSII.2021.3123115.
- [16] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: topologies, comprehensive analysis and comparative evaluation," *IEEE Access*, vol. 7, pp. 54888–54909, 2019, doi: 10.1109/ACCESS.2019.2913447.

- [17] V. Kubendran, Y. M. Shuaib, S. Vidyasagar, V. Kalyanasundaram, and K. Saravanan, "The development of a generalized multilevel inverter for symmetrical and asymmetrical dc sources with a minimized ON state switch," *Ain Shams Engineering Journal*, vol. 15, no. 2, 2024, doi: 10.1016/j.asej.2023.102358.
- [18] S. J. Salehi, M. A. Shmasi-Nejad, and H. R. Najafi, "A new generalized step-up multilevel inverter topology based on combined T-type and cross capacitor modules," *International Journal of Engineering, Transactions B: Applications*, vol. 36, no. 7, pp. 1354–1368, 2023, doi: 10.5829/ije.2023.36.07a.16.
- [19] J. S. Mohamed Ali, D. J. Almakhles, S. A. Ahamed Ibrahim, S. Alyami, S. Selvam, and M. S. Bhaskar, "A generalized multilevel inverter topology with reduction of total standing voltage," *IEEE Access*, vol. 8, pp. 168941–168950, 2020, doi: 10.1109/ACCESS.2020.3022040.
- [20] P. Thirumalini, M. Murali, and R. Arulmozhiyal, "Hybrid multi-level source inverter design and validation in solar photo-voltaic renewable energy system," *IOP Conference Series: Materials Science and Engineering*, vol. 1258, no. 1, p. 012054, 2022, doi: 10.1088/1757-899x/1258/1/012054.
- [21] B. Mahato, S. Majumdar, S. Paul, P. K. Pal, and K. C. Jana, "A new and modular back-to-back connected T-type inverter for minimum number of power devices, TSV, and cost factor," *IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)*, vol. 39, no. 2, pp. 357–374, 2022, doi: 10.1080/02564602.2020.1860838.
- [22] T. T. Davis and A. Dey, "Investigation on extending the DC bus utilization of a single-source five-level inverter with single capacitor-fed H-bridge per phase," *IEEE Transactions on Power Electronics*, vol. 34, no. 3, pp. 2914–2922, 2019, doi: 10.1109/TPEL.2018.2844323.
- [23] B. Sharma and J. Nakka, "Single-phase cascaded multilevel inverter topology addressed with the problem of unequal photovoltaic power distribution in isolated DC links," *IET Power Electronics*, vol. 12, no. 2, pp. 284–294, 2019, doi: 10.1049/iet-pel.2018.5640.
- [24] M. A. Noori, Y. Neyshabouri, and H. Iman-Eini, "A multilevel converter based on cascaded flying cells with high modularity and single DC-link per phase," in 2021 12th Power Electronics, Drive Systems, and Technologies Conference, PEDSTC 2021, 2021, pp. 1–6, doi: 10.1109/PEDSTC52094.2021.9405963.
- [25] J. Venkataramanaiah, G. Yadav, J. Balaji, and Y. Suresh, "A new method for selecting optimum levels in asymmetric cascaded H-Bridge-multilevel inverter with variable DC sources," *International Journal of Circuit Theory and Applications*, 2024, doi: 10.1002/cta.4061.
- [26] S. Swathy, N. Niveditha, and K. S. Chandragupta Mauryan, "Design of five-level cascaded H-Bridge multilevel inverter," *Lecture Notes in Electrical Engineering*, vol. 626, pp. 65–80, 2020, doi: 10.1007/978-981-15-2256-7_7.
- [27] S. R. Hameed and T. H. AL-Mhana, "Cascaded H-bridge multilevel inverter: review of topologies and pulse width modulation," *Tikrit Journal of Engineering Sciences*, vol. 31, no. 1, pp. 138–151, 2024, doi: 10.25130/tjes.31.1.12.
- [28] M. T. Islam, M. R. Islam, M. S. Bin Islam, and M. S. Rahman, "Improvement in performance of asymmetric multilevel inverter used for grid integrated solar photovoltaic systems," 2019 5th International Conference on Advances in Electrical Engineering, ICAEE 2019, pp. 91–96, 2019, doi: 10.1109/ICAEE48663.2019.8975512.
- [29] A. Alexander Stonier, "Design and development of high performance solar photovoltaic inverter with advanced modulation techniques to improve power quality," *International Journal of Electronics*, vol. 104, no. 2, pp. 174–189, 2017, doi: 10.1080/00207217.2016.1196746.
- [30] P. Vivek and N. B. Muthuselvan, "Investigation on photovoltaic system based asymmetrical multilevel inverter for harmonic mitigation," in *Proceedings of the 7th International Conference on Electrical Energy Systems, ICEES 2021*, 2021, pp. 334–339, doi: 10.1109/ICEES51510.2021.9383641.

BIOGRAPHIES OF AUTHORS



Bancha Hiransing B S S received the B.Sc. degrees in electrical engineering from Khon Kaen University, Thailand and M.Sc. in electrical engineering from King Mongkut's Institute of Technology Ladkrabang, Thailand, in 2001 and 2009. He is currently assistant professor of power electrical engineering and director of electrical engineering program, Faculty of Science and Technology, Nakhon Pathom Rajabhat University. His research interests include the power electrical control system and application, power electronics and application in agricultural, renewable energy system. He can be contacted at email: Bancha@npru.ac.th.



Boonthong Wasuri b X s c assistant professor of power electrical engineering at the Nakhon Pathom Rajabhat University. He received doctoral degree in vocational education from Kasetsart University, Thailand, master's degree in curriculum and instruction from Khonkaen University, Thailand and bachelor's degree in power electrical engineering from Vocational and Technology Institute (Thai-German Khonkaen Campus), Thailand, in 2003, 1993 and 1990. He is also the director of Industrial Education program, Faculty of Science and Technology, Nakhon Pathom Rajabhat University. His research interests include the power electrical control system and application, power electronics and application in agricultural and industrial. He can be contacted at email: wasuribt@gmail.com



Sanya Kuankid ^(D) S ^(D) received a B.Eng. degree in electronics engineering from King Mongkut Institute of Technology Ladkrabang (1999), M.Eng. degree in electrical engineering from King Mongkut's University of Technology Thonburi (2004), and Ph.D. degree in electrical and computer engineering at Mahasarakham University (2015), Thailand. He is currently an associate professor of electronics engineering at Nakhon Pathom Rajabhat University, Thailand. His main topic of research is closely related with a background of embedded microprocessor system, IoTs applications and renewable energy applied in agricultural systems. He can be contacted at email: sanya@npru.ac.th.



Thanin Muangpool Solution assistant professor of information technology at the Nakhon Pathom Rajabhat University, a master's degree in computer technology form King Mongkut's University of Technology North Bangkok, Thailand, and bachelor's degree in computer science from Chandrakasem Rajaphat Instutute, Thailand, in 2000 and 2007, also the director of computer technology program, Faculty of Science and Technology, Nakhon Pathom Rajabhat University. His research interests include the mobile processing and application, web application, embedded system, computer education, IoT, renewable energy, and artificial intelligence applied energy system. He can be contacted at email: signal@npru.ac.th.