Hardware-in-the-loop setup for enhanced modular multi-level converter with reduced circulating currents

Jahangeer Badar Soomro, Khawaja Haider Ali, Abdul Aziz Memon Department of Electrical Engineering, Sukkur IBA University, Sindh, Pakistan

Article Info	ABSTRACT
Article history:	Owing to its essential features, such as modularity and exceptional power quality, the modular multilevel converter (MMC) emerges as the optimal converter topology for high-voltage direct current (HVDC) applications. Traditionally, MMCs are controlled through a method called nearest level modulation (NLM), which generates N+1 AC output voltages, where N
Received Sep 24, 2023	
Revised Oct 10, 2023	
Accepted Nov 17, 2023	
	represents the number of sub modules (SMs) per arm. In this paper, we
Keywords:	introduce a modified NLM technique designed to yield 2N+1 and 4N+1 levels, with a focus on efficiently controlling internal dynamics. The proposed
Capacitor voltage ripples Circulating current	MMC is evaluated using a hardware-in-the-loop (HIL) environment to obtain real-time simulation outcomes. This MMC topology demonstrates a reduction in circulating currents and capacitor voltage ripple.
Modular multilevel converters	This is an open access article under the <u>CC BY-SA</u> license.
Real time simulation	

Corresponding Author:

Jahangeer Badar Soomro Department of Electrical Engineering, Sukkur IBA University Sukkur, 65200, Sindh, Pakistan Email: jahangir.soomro@iba-suk.edu.pk

1. INTRODUCTION

Modular multilevel converter (MMC) is a promising and dominant topology for high-voltage direct current (HVDC) applications. Among all other high-power voltage source converters, MMC is preferred for HVDC applications due to its modularity and fault-blocking capability features [1]. The MMC also offers several other notable benefits, such as reduced DV/DT stress, lower total harmonic distortions (THD) in output waveforms without the need for filters, and improved efficiency [2]. Essentially, MMC is composed of cells or sub modules (SMs) like unipolar cells (half-bridge), symmetrical bipolar cells (full-bridge), and asymmetrical bipolar cells (hybrid cells) [3]. The half-bridge-based MMC is the most commonly used topology because of its simpler structure, fewer switches, superior efficiency, and reduced cost [4].

The literature suggests various pulse width modulation (PWM) techniques for controlling MMC, such as sinusoidal pulse width modulation (SPWM), space vector PWM, selective harmonic elimination (SHE), and nearest level modulation (NLM) [5]. NLM is preferred among all PWM techniques due to its salient features, such as operating at the fundamental switching frequency (reducing switching losses) and being easy to implement for a higher number of SMs [6], [7]. Furthermore, it offers attractive advantages, such as a natural voltage balancing algorithm and not involving complicated mathematical calculations as in the case of SHE. The conventional NLM method is shown in Figure 1, while (1) and (2) can be used to calculate the number of SMs to be inserted in the upper and lower arms. The sinusoidal reference waveforms are converted to staircase waveforms using the round function, and then, by employing the sorting algorithm, the SMs are inserted and bypassed accordingly.

$$N_{U} = round_{0.5} \frac{V_{dc}}{2V_{d}} (1 + m\cos(wt))$$

(1)

 $N_U = round_{0.5} \frac{V_{dc}}{2V_d} (1 - m\cos(wt))$



Figure 1. Conventional NLM method for MMC

2. COMPARISON WITH PREVIOUS RESEARCH

In the conventional NLM-based MMC, the output waveform consists of N+1 levels, where N represents the number of SMs inserted in the upper and lower arms [2]. As a result, the conventional NLM requires a higher number of SMs to increase the number of levels in the output waveform. This leads to an increased number of power switches and passive components (inductors and capacitors) as well as more complex gate drive circuitry. Consequently, the overall complexity and footprint of the MMC station increase.

A review of the literature indicates a need for the development of an enhanced MMC with a reduced number of cells, lower harmonic content, decreased circulating currents and minimized capacitor voltage ripple. Alexander and Thathan [8] suggested binary, ternary, and modified MMC configurations to achieve better power quality and reduced circuit complexity. However, the proposed research work suffers from increased THD and involves complex mathematical calculations. In research works [9], improved NLM with fewer SMs has been proposed. Nonetheless, the research lacks experimental verification, and the THD is higher compared to our proposed method. The research works [10]–[13] proposed MMCs with improved power quality and a reduced number of cells, but their proposed method cannot be extended to achieve 4N+1 levels. The research in [1], [2] has proposed enhanced MMCs with improved power quality and a reduced number of cells compared to the aforementioned research works. However, the studies presented did not focus on circulating current, arm currents, and capacitor voltage ripple problems; results were only limited to the output voltage and current of the MMC. Therefore, there is an urgent need to implement a modified NLM-based enhanced MMC with reduced circulating current and capacitor voltage problem.

Circulating current suppression and capacitor voltage balancing approaches have been the subject of extensive investigation. Ishfaq *et al.* [14] propose an adaptive proportional integral (API) controller strategy to regulate MMC's circulating and output currents by adapting control parameters in real-time based on operating conditions. This adaptive approach optimizes MMC performance, stability, and efficiency under various scenarios. Simulation results show the method's effectiveness in handling MMC circulating currents, outperforming traditional control techniques like the PR controller. Ud Din *et al.* [15] propose an integral back stepping (IBS) controller to regulate the output and circulating currents of grid-connected MMCs, improving overall performance and stability. Based on Lyapunov stability theory, simulation results demonstrate the controller's effectiveness in managing MMC internal dynamics under various conditions.

In a study [16], sliding mode control (SMC) is introduced as a method for regulating output and circulating currents in MMC. The proposed controller enhances the stability and efficiency of MMC, with simulation results demonstrating its superior performance in comparison to PR based control technique. In study [17], a novel control strategy for reducing circulating current in MMC is proposed, utilizing model predictive control (MPC) combined with a genetic algorithm (GA). This approach aims to minimize circulating current by optimizing the switching angles of MMC modules. The MPC algorithm predicts the

MMC system's future state, while the GA algorithm optimizes the switching angles. Simulations evaluate the proposed strategy, demonstrating its effectiveness in circulating current suppression control (CCSC) and enhancing the MMC system's performance.

However aforementioned research papers [14]–[17] depend on simulation-based findings and do not provide experimental validation to support its claims. Additionally, implementing API, SMC, and MPC for suppressing circulating currents requires the use of high-performance hardware, such as digital signal processors (DSPs) or field-programmable gate arrays (FPGAs). Compared to the aforementioned techniques, the proposed PI-based control for suppressing circulating current is easier to implement and best suited for small to medium power applications in MMC. Various strategies for addressing the MMC circulating current under unbalanced grid situations have been presented in literature [18]–[21]. However aforementioned research work has major limitations such as conventional NLM or SPWM technique is used and experimental verification is not performed.

The major contributions of this research work include an enhanced MMC with a modified NLM featuring a reduced number of cells and harmonic content is proposed. Real-time simulation results for the modified NLM in the enhanced MMC are presented. The circulating current suppression control strategy for reducing circulating current has been applied to the modified NLM in the enhanced MMC. Detailed switch modeling (DSM) is considered the most accurate model among all modeling approaches, as it replicates the actual MMC behavior, switching dynamics, and electromagnetic transients. Unlike average or aggregate MMC modeling approaches, DSM is best suited for studying the internal dynamics of MMC, such as SM capacitor voltage, circulating current, and SM faults. Therefore, the enhanced MMC has been realized using the DSM approach.

3. PROPOSED LABORATORY SETUP AND MODIFIED NLM METHOD

Computer-based simulations, which utilize various software tools such as MATLAB, PSCAD/EMTDC, LabVIEW, Multisim, and PSIM, are known as offline simulations. These simulations have become popular for evaluating the performance of electrical circuits due to their cost efficiency and reduced effort requirements. Nevertheless, offline simulations may not accurately reproduce the true behavior of electrical circuits, leading researchers to approach their results with caution. To address this issue, researchers employ hardware-in-the-loop (HIL) setups to achieve real-time simulation outcomes. In contrast to offline simulations, real-time simulations using HIL more closely represent the actual behavior of electrical circuits. Figure 2 demonstrates the close resemblance between the outcomes of physical/experimental prototypes and HIL setups.

Compared to computer simulations (offline simulations), real-time simulations offer more deterministic results and replicate the actual behavior of the converter [22]. Literature reviews suggest that real-time simulation results closely resemble the actual physical system [23]. There are known HIL setups available from different companies such as RTDS®, OPAL-RT®, Typhoon®, and dSPACE® for producing real-time simulation results. However, the proposed HIL setup is a joint collaboration between OPAL-RT® and National Instruments (NI). The proposed research laboratory uniquely combines computer simulation and hardware testing, allowing researchers to first perform LabVIEW-Multisim co-simulation at computer facilities. In this research work, LabVIEW-Multisim co-simulation is conducted in a way that the digital controller (modified NLM) is implemented using LabVIEW software and the analog circuitry of MMC is developed using Multisim. By utilizing LabVIEW-Multisim co-simulation, researchers initially investigate the behavior of the modified NLM for MMC through software simulation. After obtaining satisfactory software simulation results, the next step is to load the same modified NLM controller with minor modifications into the CompactRIO (CRIO), and the Multisim MMC circuitry is loaded into the NI PXIe hardware to achieve real-time simulation results. It can be concluded that the proposed HIL setup saves time, improves project quality, and provides flexibility for effectively testing and designing power converters. The transition from software simulation (offline simulation) to real-time simulation (HIL setup) is made easier with the proposed setup, as summarized in Figure 3. The proposed HIL setup is explained in detail in research works [22], [23].

The electrical hardware solver (EHS) software (provided by OPAL RT) enables the automatic simulation of an electrical circuit without requiring expertise in FPGA or VHDL programming. This software is compatible with various simulation programs, including MATLAB, PSIM, Multisim, and LabVIEW. By utilizing these four programs, researchers can design the MMC-MTDC project and load it directly onto the NI PXIe FPGA hardware. EHS generates the electrical circuit model and produces real-time simulation results in nanoseconds, as depicted in Figure 4.

As compared to analog setups, HIL configuration demands lesser maintenance, time, and cost. It provides a suitable framework to verify and validate the electrical system, enabling engineers and researchers

to transform their innovative concepts into reality as it generates results that are highly comparable to experimental outcomes. Figure 5 illustrates the configuration of the HIL laboratory that is currently accessible at our university.





Figure 2. HIL setup vs physical setup

The modified NLM method for half-bridge based MMC is implemented by introducing a small phase shift in the reference waveform for either the upper or lower arm in each phase of the three-phase MMC. The process of adding a small phase shift in the reference waveform to achieve 2N+1 and 4N+1 output levels is depicted in Figure 6. The proposed modified NLM is loaded into National Instruments'

CompactRIO (CRIO) for controller HIL testing. The LabVIEW-developed control algorithm was initially compiled and then burnt into NI CRIO FPGA to observe the controller's real-world performance. The algorithm underwent evaluations at various MMC stages. The configuration of the system is depicted in Figure 7, while the outcomes derived from the CRIO are presented in Figure 8. After the controller exhibited the intended functionality, the CRIO-produced signals were employed to control an actual MMC circuit, which was executed on an NI FPGA-integrated PXIe platform.



Figure 3. Proposed HIL setup

Figure 4. EHS software



Figure 5. EHS software



Figure 6. Proposed modified NLM method for MMC



Figure 7. NI CRIO digital controller for implementing proposed modified NLM



Figure 8. Gate signals for MMC switches from NI CRIO digital controller

4. MMC MATHEMATICAL MODELING

MMC mathematical modeling is applied in Figure 9. Equations (3) and (4) denotes Upper (Vau) and lower (Val) arm voltages. Equation (5) is of phase voltage. Equations (6) and (7) is of upper and lower arm currents. Moreover, equation (8) is for differential current. The differential current is composed of two components such as dc component and ac component. For successful operation of the converter, DC component is required and AC component of circulating must be eliminated. Sub-module upper arm capacitor voltage is represented in (9). It should be noted that CCSC can suppress harmonic components present in phase power and reduce energy variation. Circulating current is shown in Figure 9 with red dotted lines.

$$V_{up} = \frac{1}{2}V_{dc} - V_u - L\frac{di_u}{dt}$$
⁽³⁾

$$V_{low} = -\frac{1}{2}V_{dc} + V_L + L\frac{di_L}{dt}$$

$$\tag{4}$$

$$V_{phase} = V_{dc} - L_o \frac{d(i_{ua} + i_{la})}{dt}$$
(5)

$$i_U = I_{circ} + \frac{i_{dc}}{2} \tag{6}$$

$$i_{U} = I_{circ} - \frac{i_{dc}}{2}$$

$$i_{Z} = (iu+il)2 = Idc/3 + icirc, a \sin (n\omega t + \varphi y)$$

$$V_{cu,i} = \frac{V_{dc}}{N} + \Delta_{V_{ripple,ua}}$$

$$(9)$$



Figure 9. This is a figure schemes follow the same formatting

5. PROPOSED SYSTEM DESCRIPTION

Figure 9 presents a comprehensive block diagram of the entire control system for the closed-loop enhanced MMC station. The proposed enhancement features a modified NLM control, inner current control, CCSC, and outer control loops including active power control and alternative voltage control, as illustrated in Figure 7. The widely-accepted vector current control scheme is employed for the phase-locked loop (PLL), enabling independent and decoupled active and reactive power control. A thorough presentation of the mathematical equations and implementation processes for the vector current control scheme can be found in references [24]–[26]. The enhanced control system leverages a modified NLM method (4N+1 levels) that requires fewer SMs while also reducing harmonic content. Lastly, the CCSC ensures minimal circulating current, with its block diagram displayed in Figure 10.



Figure 10. CCSC block diagram

6. REAL TIME SIMULATION RESULTS FOR ENHANCED MMC WITH REDUCING CIRCULATING CURRENTS AND CAPACITOR VOLTAGE RIPPLE

The MMC circuit, developed using Multisim, is loaded into the NI PXI, a floating-point solver based on FPGA technology. This solver generates a bit file for the circuit and executes it within nanoseconds on the FPGA. Subsequently, the previously designed modified NLM is incorporated into an FPGA-powered CRIO controller to manage the circuit operating within the PXI system.

It is important to note that the chosen number of SMs (SMs) is 12 (N=12). The conventional NLM can generate 13 levels of output voltage and current (N+1). However, the proposed modified NLM can produce 25 levels of output voltage and current (2N+1). By making minor adjustments to the phase shift of reference signals, the modified NLM can be further extended to achieve 49 levels of output voltage and current (4N+1).

Before the 0.04-second mark, the 2N+1 levels modified NLM is activated, while the 4N+1 levels proposed modified NLM is activated after 0.04 seconds. Figures 11 and 12 display the output voltages and currents for the proposed modified NLM with 12 SMs, respectively. Consequently, it can be concluded that the proposed modified NLM is capable of achieving superior power quality (reduced THD) without increasing the number of SMs compared to the conventional NLM.



Figure 11. Real-time simulation results for MMC output voltages with 25 and 49 levels



Figure 12. Real-time simulation results for MMC output currents with 25 and 49 levels

The MMC is deemed robust when it exhibits both improved power quality and effective internal dynamics control, such as reduced circulating current and capacitor voltage ripple. The proposed enhanced MMC not only guarantees optimized power quality with 4N+1 output waveform levels but also addresses circulating current and capacitor voltage ripple concerns. The internal dynamics control robustness, such as the CCSC, has been evaluated using a 49-level enhanced MMC. It is evident that the proposed CCSC performs well with the enhanced MMC (4N+1 levels), effectively reducing circulating currents to below 10% of the nominal current, as shown in Figure 13. Moreover, the proposed enhanced MMC ensures not only reduced circulating currents but also well-balanced sub module capacitor voltages, as illustrated in Figure 14.

Figure 14 demonstrates that the MMC's capacitor voltage ripple is minimized, operating within safe limits and preventing the converter from tripping. Furthermore, the capacitor voltages remain balanced and adhere to standard grid codes. As a result of the effective suppression of circulating currents and capacitor voltage ripple, the proposed MMC exhibits smoother arm currents with reduced harmonic content, as displayed in Figure 15. Lastly, Figure 16 shows that the proposed enhanced MMC has a standard modulation index value of 0.8 p.u, ensuring that over-modulation and under-modulation issues are avoided during MMC operation.



Figure 13. Circulating currents for proposed MMC with 49 levels



Figure 14. Sub-module capacitor for proposed MMC (Phase A) with 49 levels









7. CONCLUSION

Previous literature focused on the modified nearest level control (NLC) for MMC with 4N+1 levels; however, the studies were limited to examining the output voltage and current waveforms of MMCs. This research broadens the scope by investigating the internal dynamics control of modified NLC for enhanced MMCs. The presented results demonstrate that the proposed CCSC technique successfully addresses the circulating current and capacitor voltage ripple issues, while improving power quality (4N+1). Furthermore, the arm currents exhibit a smoother, sinusoidal profile, and the modulation index adheres to the standard value of 0.8 per unit (PU). This comprehensive analysis highlights the effectiveness of the proposed CCSC technique in managing the internal dynamics of enhanced MMCs, contributing to the advancement of MMC technology and its practical applications.

REFERENCES

- J. B. Soomro, F. Akhter, S. Ali, S. S. H. Bukhari, I. Sami, and J.-S. Ro, "Modified nearest level modulation for full-bridge based HVDC MMC in real-time hardware-in-loop setup," *IEEE Access*, vol. 9, pp. 114998–115005, 2021, doi: 10.1109/ACCESS.2021.3105690.
- [2] S. Ali, J. Badar, F. Akhter, S. S. H. Bukhari, and J.-S. Ro, "Real-time controller de-sign test bench for high-voltage direct current modular multilevel converters," *Applied Sciences*, vol. 10, no. 17, Aug. 2020, doi: 10.3390/app10176004.
- [3] S. Cui, H.-J. Lee, J.-J. Jung, Y. Lee, and S.-K. Sul, "A comprehensive AC-side sin-gle-line-to-ground fault ride through strategy of an MMC-based HVDC system," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 3, pp. 1021–1031, Sep. 2018, doi: 10.1109/JESTPE.2018.2797934.
- [4] A. M. Saad, M. Dulaimi, and S. L. Zulu, "A systematic review of the business contingencies in-fluencing broader adoption: Modern methods of construction (MMC)," *Buildings*, vol. 13, no. 4, Mar. 2023, doi: 10.3390/buildings13040878.
- [5] R. V. K. Challa, S. Mikkili, and P. K. Bonthagorla, "Modeling, controlling approaches, modulation schemes, and applications of modular multilevel converter," *Journal of Control, Automation and Electrical Systems*, vol. 34, no. 1, pp. 189–215, Feb. 2023, doi: 10.1007/s40313-022-00953-8.
- [6] K. Ma, E. Li, B. He, and X. Cai, "Mechanism and cancellation of DC current fluctuation in MMC excited by circulating current mitigation under nearest level control," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 6, pp. 6822–6831, Dec. 2022, doi: 10.1109/JESTPE.2022.3160836.
- [7] B. He, K. Ma, X. Xin, and W. Wang, "Hybrid modulation method for nearest-level-control-based MMC to suppress DC power fluctuation when enabling circulating current suppression," in 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Oct. 2020, pp. 6232–6237, doi: 10.1109/ECCE44975.2020.9235357.
- [8] A. Alexander and M. Thathan, "Modelling and analysis of modular multilevel converter for solar photovoltaic applications to improve power quality," *IET Renewable Power Generation*, vol. 9, no. 1, pp. 78–88, Jan. 2015, doi: 10.1049/iet-rpg.2013.0365.
- [9] W. Zhao, K. Yang, and G. Chen, "An improved nearest-level-modulation of modular multilevel converter-STATCOM," in 2015 IEEE 11th International Conference on Power Electronics and Drive Systems, Jun. 2015, pp. 219–223, doi: 10.1109/PEDS.2015.7203409.
- [10] A. A. Gebreel and L. Xu, "Power quality and total harmonic distortion response for MMC with increasing arm inductance based on closed loop-needless PID controller," *Electric Power Systems Research*, vol. 133, pp. 281–291, Apr. 2016, doi: 10.1016/j.epsr.2015.12.024.
- [11] P. Mishra and M. M. Bhesaniya, "Comparison of total harmonic distortion of modular multilevel converter and parallel hybrid modular multilevel converter," in 2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI), May 2018, pp. 890–894, doi: 10.1109/ICOEI.2018.8553887.
- [12] A. Shojaei and G. Joos, "An improved modulation scheme for harmonic distortion reduction in modular multilevel converter," in 2012 IEEE Power and Energy Society General Meeting, Jul. 2012, pp. 1–7, doi: 10.1109/PESGM.2012.6345069.
- [13] Y. Deng, M. Saeedifard, and R. G. Harley, "An improved nearest-level modulation method for the modular multilevel converter," in 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2015, pp. 1595–1600, doi: 10.1109/APEC.2015.7104560.
- [14] M. Ishfaq *et al.*, "A new adaptive approach to control circulating and output current of modular multilevel converter," *Energies*, vol. 12, no. 6, Mar. 2019, doi: 10.3390/en12061118.
- [15] W. Ud Din, K. Zeb, M. Ishfaq, S. Ul Islam, I. Khan, and H. J. Kim, "Control of internal dy-namics of grid-connected modular multilevel converter using an integral backstepping controller," *Electronics*, vol. 8, no. 4, Apr. 2019, doi: 10.3390/electronics8040456.
- [16] Uddin *et al.*, "Control of output and circulating current of modular multilevel converter using a sliding mode approach," *Energies*, vol. 12, no. 21, Oct. 2019, doi: 10.3390/en12214084.
- [17] Y. Sun, Z. Li, and Z. Zhang, "Hybrid predictive control with simple linear control based circulating current suppression for modular multilevel converters," CES Transactions on Electrical Machines and Systems, vol. 3, no. 4, pp. 335–341, Dec. 2019, doi: 10.30941/CESTEMS.2019.00045.
- [18] S. Wang, D. Bao, G. Gontijo, S. Chaudhary, and R. Teodorescu, "Modeling and mitigation control of the submodule-capacitor voltage ripple of a modular multilevel converter under unbalanced grid conditions," *Energies*, vol. 14, no. 3, Jan. 2021, doi: 10.3390/en14030651.
- [19] S. Wang, T. Dragicevic, G. F. Gontijo, S. K. Chaudhary, and R. Teodorescu, "Machine learning emulation of model predictive control for modular multilevel converters," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 11, pp. 11628–11634, Nov. 2021, doi: 10.1109/TIE.2020.3038064.
- [20] S. Wang, T. Dragicevic, and R. Teodorescu, "Learning based capacitor voltage ripple reduction of modular multilevel converters under unbalanced grid conditions with different power factors," in 2020 IEEE 11th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Sep. 2020, pp. 531–535, doi: 10.1109/PEDG48541.2020.9244470.
- [21] S. Wang, T. Dragicevic, Y. Gao, and R. Teodorescu, "Neural network based model predictive con-trollers for modular multilevel converters," *IEEE Transactions on Energy Conversion*, vol. 36, no. 2, pp. 1562–1571, Jun. 2021, doi: 10.1109/TEC.2020.3021022.
- [22] J. Badar, S. Ali, H. M. Munir, V. Bhan, S. S. H. Bukhari, and J.-S. Ro, "Reconfigurable power quality analyzer applied to hardware-in-loop test bench," *Energies*, vol. 14, no. 16, Aug. 2021, doi: 10.3390/en14165134.

- [23] J. Badar, F. Akhter, H. M. Munir, S. S. H. Bukhari, and J.-S. Ro, "Efficient real-time controller design test bench for power converter applications," *IEEE Access*, vol. 9, pp. 118880–118892, 2021, doi: 10.1109/ACCESS.2021.3107911.
- B. Silva, C. L. Moreira, H. Leite, and J. A. Pecas Lopes, "Control strategies for AC fault ride through in multiterminal HVDC grids," *IEEE Transactions on Power Delivery*, vol. 29, no. 1, pp. 395–405, Feb. 2014, doi: 10.1109/TPWRD.2013.2281331.
 W. Wang, A. Beddard, M. Barnes, and O. Marjanovic, "Analysis of active power control for VSC-HVDC," *IEEE Transactions on*
- [25] W. Wang, A. Beddard, M. Barnes, and O. Marjanovic, "Analysis of active power control for VSC-HVDC," *IEEE Transactions on Power Delivery*, vol. 29, no. 4, pp. 1978–1988, Aug. 2014, doi: 10.1109/TPWRD.2014.2322498.
- [26] G. P. Adam, K. H. Ahmed, S. J. Finney, and B. W. Williams, "AC fault ride-through capability of a VSC-HVDC transmission systems," in 2010 IEEE Energy Conversion Congress and Exposition, Sep. 2010, pp. 3739–3745, doi: 10.1109/ECCE.2010.5617786.

BIOGRAPHIES OF AUTHORS



Jahangeer Badar Soomro **b** S see **c** received the B.E. degree in electronics engineering from Mehran UET, Jamshoro, and the M.E. degree in electrical power system from Mehran UET. He is currently pursuing the Ph.D. degree in electrical engineering from Sukkur IBA University, Pakistan. He is also an assistant professor and a principal investigator of power hardware with the Loop Lab, Electrical Department, Sukkur IBA University. His research interests include the power quality analysis of power converters, PWM techniques to control power converters, PWM inverters, and the real time simulation of power converters. He can be contacted at email: jahangir.soomro@iba-suk.edu.pk.



Khawaja Haider Ali Kakariyia University (BZU), Multan Pakistan in 2009. He Completed his MSc in Electrical Engg and Info technology from Otto Von Gurieke University Magdeburg, Germany, in 2012, and PhD degree in renewable energy from University of Exeter UK in 2022. He had implemented the algorithm to optimize the grid-tied microgrid using AI (Reinforcement learning) by scheduling the storage system. His field of interests are control, renewable energy, semiconductors, photovoltaics, machine learning and programming. Teaching and research have been part of his career for more than a decade. Currently he is serving as an assistant professor in Electrical Engineering Department, Sukkur IBA University, Pakistan. He can be contacted at email: haiderali@iba-suk.edu.pk.



Abdul Aziz Memon 🕞 🔀 🖾 has more than fifteen years of experience in academia and industry. He is affiliated with Sukkur IBA University since January 2012, and there he is working as an associate professor at the Department of Electrical Engineering. Before joining Sukkur IBA University, he served as an assistant professor at the Department of Electrical Engineering, Isra University Pakistan. Being recipient of fully funded scholarship from HEC government of Pakistan, he completed his MS and PhD level education at the Department of Electronic and Computer Engineering, Hanyang University, South Korea in year 2010 and 2018 respectively, where most of his research interests include protocols design and testing for wireless sensor networks, wireless mobile communication, and delay tolerant networks. Soon after completing Bachelor of Engineering in Telecommunication Engineering from UET Mehran Pakistan in year 2007, he also served for more than a year in Huawei Technologies Co., Ltd. as a manage services engineer for DWDM optical networks for cellular companies. He can be contacted at email: aziz.memon@iba-suk.edu.pk.