

# An on-chip soft-start pseudo-current hysteresis-controlled buck converter for automotive applications

Anas Boutaghlaline, Karim El Khadiri, Ahmed Tahiri

Laboratory of Computer Science and Interdisciplinary Physics (L.I.P.I), Normal Superior School, Sidi Mohamed Ben Abdellah University, Fez, Morocco

## Article Info

### Article history:

Received Sep 18, 2023

Revised Nov 19, 2023

Accepted Dec 13, 2023

### Keywords:

Automotive

Buck converter

Current mode control

Hysteresis control

Transient performance

## ABSTRACT

This paper introduces a novel direct current to direct current (DC-DC) buck converter that uses a pseudo-current hysteresis controller and an on-chip soft start circuit for improved transient performance in automotive applications. The proposed converter, implemented with Taiwan semiconductor manufacturing company (TSMC) 0.18  $\mu\text{m}$  complementary metal oxide semiconductor (CMOS) one-poly-six-metal (1P6M) technology, includes a rail-to-rail current detection circuit and an on-chip soft start circuit to handle transient responses and improve efficiency. Transient response analysis shows fast settling times of 28  $\mu\text{s}$  for both load current changes from 100 mA to 1 A and reversals with consistent transient voltages of approximately 190 mV and peak power efficiency of 99.32% at 5 V output voltage and 100 mA load current. Additionally, the converter maintains a constant output voltage of approximately 5 V across the entire load current range with an average accuracy of 90.41%. A comparative analysis with previous work shows superior performance in terms of figure of merit (FOM). Overall, the proposed pseudo-current hysteresis controlled buck converter exhibits remarkable transient response, load regulation and power efficiency, positioning it as a promising solution for demanding applications, particularly in automotive systems where precise voltage regulation is crucial.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



## Corresponding Author:

Anas Boutaghlaline

Laboratory of Computer Science and Interdisciplinary Physics (L.I.P.I), Normal Superior School, Sidi

Mohamed Ben Abdellah University

B.P 5206 Bensouda, Fez, Morocco

Email: anas.boutaghlaline@usmba.ac.ma

## 1. INTRODUCTION

Given the rapid advancement of portable electronics devices and the automotive industry's drive for energy efficiency, power management systems are essential. Requirements for these systems include reducing design complexity, reducing costs, increasing conversion efficiency, and achieving fast transient responses in energy management systems [1]–[3]. Direct current to direct current (DC-DC) converters come in two main varieties: switching and linear. Despite their simplicity, linear converters are not suitable for high-power applications due to their low efficiency. Conversely, switching converters provide better efficiency and can handle higher power levels because [4]. Modern electronic products and automotive electric vehicles have come to rely heavily on the DC-DC switching power supplies [5]–[14]. These include the buck converter, which uses a feedback system to control its output voltage and is known to effectively step down the direct current voltage while minimizing power loss [15]–[17]. The main methods that DC-DC power converters typically use to regulate the output voltage are voltage mode control and current mode

control, as shown in Figures 1(a) and 1(b). In voltage mode control, the reference voltage  $V_{ref}$  is compared to the power stage's scaled output voltage  $V_{fb}$  to generate a compensation voltage  $V_c$  through a compensator. This ensures precise maintenance of the regulated power stage's output voltage by the voltage mode controller [18]. A ramp generator circuit creates a sawtooth signal  $V_{ramp}$ , which, compared with the error voltage  $V_c$  through a comparator. This generates a clock signal,  $V_{duty}$ , controlling the switching of power transistors with a suitable duty cycle to compensate for the voltage gap between the targeted and actual output voltage of the power converter. Current mode control involves a current-sensing loop passing through the inductor, allowing quick transient response and accurate output voltage regulation. Although, duty cycles exceeding 50% may lead to sub-harmonic oscillations [19], [20]. Addressing this issue, several trans-conductance compensation techniques based implementations have been suggested, although with increased circuit complexity [21]. During start-up, the error amplifier becomes unbalanced due to the fully discharged output capacitor, and the voltage gap between the feedback and reference voltages is quite large. Consequently, this leads to a nearly 100% duty ratio of the created pulse-width-modulation (PWM) signal [22]. Therefore, it is possible that the inductor current will be higher than the equilibrium value. We call this strong current inrush current. The inductor's current exceeds the allowable maximum current limit for a brief time because it cannot change instantly. This is called “overshoot” [23] and results in an abrupt rise in the output voltage above the desirable value. By providing a reference voltage in a staircase-type form, the duty cycle gradually decreases to the appropriate ratio, minimizing output voltage overshoot and maintaining the inductor current within permissible limits during the starting phase [24]. Soft-start circuits have gradually become an essential part of modern power supply designs due to their ability to limit inrush currents and protect electronic systems during transient starts. Various soft-start methods have been developed [22]–[28], such as duty cycle-based soft-start circuits. This method causes the error amplifier to suffer with a longer soft start time, which affects the load on the controller.

$$V_{fb} = \left( \frac{R_{fb2}}{R_{fb1} + R_{fb2}} \right) \times V_o \tag{1}$$




Figure 1. Major types of control implementations (a) voltage mode and (b) current mode

Regardless of the control method employed, usage and environmental factors impact the power management integrated circuits (PMICs) performance. PMICs are subject to load fluctuations, that result in transient voltages during the transient time needed for the output voltage to stabilize within the transient range. Overshoot voltage may give rise to high currents, posing chip damage risks, whereas undershoot voltage could result in significant power loss. For optimal converter performance, it is critical to keep the transient voltage within an appropriate range relative to the circuit supply voltage. Transient time and transient voltage serve as critical indicators for PMICs [29], [30]. This study presents a buck converter that uses a pseudo-current hysteresis controller, allowing a rapid response to load changes, thus providing the possibility of a fast transient response [31]. In addition, the incorporation of an efficient, low-power on-chip soft start circuit limits the inductor current, mitigating over-voltage and over-current damage while maintaining efficiency during the start-up phase of the buck converter to prevent inrush voltage overshoot and saving power after the start-up phase is completed.

The upcoming sections of this work are organized as follows: section 2 deals with the proposed buck converter architecture and describes the operating modes and circuit implementation of the different blocks in detail. Section 3 provides simulation results and stimulates a comprehensive discussion, culminating in section 4 with concluding remarks and implications. The aim of this research is to overcome the limitations of traditional control techniques and meet the requirements for highly efficient, stable and responsive energy management systems in modern automotive applications. The aim is also to stimulate innovative strategies such as pseudo-current hysteresis control while integrating advanced features such as a power-saving soft-start circuit on the chip.

## 2. METHOD

The proposed buck converter architecture and pseudo-current hysteresis controller are shown in Figure 2 [32], [33], and include driver circuits, a non-overlapping clock generator, a soft start circuit, a current sensor, and a hysteresis voltage controller. The loop response prevents the output from being established instantly during the initial start-up phase of the DC-DC power converter, necessitating loop operation at 100% duty cycle. As a result, both the output voltage and the inductor current may exceed their specified limits. The power switches of the buck converter are controlled by a clock signal via a soft-start circuit, which reduces overshoot. Equation (1) calculates the feedback voltage  $V_{fb}$  by scaling the output voltage  $V_o$  with the resistors  $R_{fb1}$  and  $R_{fb2}$ . To save energy, the soft start circuit should be turned off when the error signal  $V_c$  approaches the desired reference value  $V_{ref}$ . To enable the soft start circuit during the start-up phase of the power stage.




Figure 2. Proposed PCHC with on-chip soft-start buck converter

As shown in Figure 3(a), a comparator is used to generate a voltage signal SS\_EN by comparing the voltage levels of  $V_c$  and  $V_{ref}$  for this function. When  $V_c$  falls below  $V_{ref}$  during the start-up phase, the comparator generates a low voltage level, enabling the soft-start circuit and selecting the soft-start switching

clock to drive the power stage switches via a 2:1 multiplexer. When  $V_c$  exceeds  $V_{ref}$  at the end of the start-up phase, the signal  $SS\_EN$  changes from low to high. The soft-start circuit will be deactivated, and the current-mode PWM switching clock will be used to drive the power stage switches via the multiplexer. Figure 3(b) shows the implementation of the multiplexer circuit. The transient waveforms of the power-saving circuit and multiplexer operation are shown in Figure 3(c). When the power stage's start-up phase is complete, the compensator generates a voltage  $V_c$  to compensate. This voltage is determined by comparing the reference voltage and the feedback voltage. The hysteresis controller is biased by a voltage bias to match the compensation voltage  $V_c$  in order to create lower and upper voltage limits, referred to as  $V_{BH}$  and  $V_{BL}$ , which follow the compensation voltage. The inductor current is directly sensed by a current sensor, which delivers a voltage signal  $V_{ind}$  to the hysteresis-controlled circuit via a rail-to-rail operational trans-conductance amplifier (OTA), constituting the pseudo-current hysteresis-controlled method (PCHC) [34]. By comparing  $V_{ind}$  with the limit voltages, the appropriate duty cycle is determined and then supplied to the non-overlapping clock generator circuit, with  $V_{duty}$  interleaved to separate the on-times of the two power switches with proper dead time.




Figure 3. Circuit implementation of (a) soft-start detection comparator and (b) multiplexer and (c) the corresponding transient waveforms

### 2.1. Soft-start circuit

To overcome the inrush current problem and protect electronic systems during transient start-up, an on-chip soft start circuit is used. Figure 4(a) shows the circuit implementation. This circuit consists of two comparators that serve to limit the peak current and avoid surge currents to achieve an almost linear increase in the voltage signal. This can be achieved by comparing a ramp signal,  $V_{ramp}$ , with the error signal from the

compensation circuit. Meanwhile, a second comparator, illustrated in Figure 4(b), compares  $V_{ramp}$  with the reference voltage,  $V_{ref}$ , and produces a clock signal,  $V_{soft}$ , with a decreasing duty cycle whenever the error signal,  $V_c$ , increases. Concurrently, by adjusting the size of the high-side power transistor, the maximum values of the output voltage and inductor current are restricted. For power-saving reasons, the soft start circuit should be switched off as soon as the error signal  $V_c$  reaches the desired reference value  $V_{ref}$ . Therefore, a p-channel transistor-based power-saving switch is integrated, allowing the soft start circuit to function solely during the power stage's start phase and in accordance with the logic level of the SS\_EN signal. The soft start circuit is connected to the power supply during the starting phase, when  $V_c$  is less than  $V_{ref}$  and the comparator generates a low voltage level that activates the power-saving switch. When the start-up phase comes to an end, the comparator goes from low to high if  $V_c$  exceeds  $V_{ref}$ . This causes the power saving switch to become inactive. The power saving mode of the soft start circuit is then activated and the circuit is disconnected from the power supply.




Figure 4. Circuit implementation of (a) soft-start and (b) the corresponding transient waveforms

**2.2. Compensator circuit**

The Type II compensator circuit, which is crucial for control gain, phase margin and stability, consists of a folded cascode operational amplifier, resistors and a capacitor as illustrated in Figure 5(a). The reference voltage and the feedback path of the output voltage feed the compensator to generate a voltage compensation  $V_c$ . The Type II compensator supplies the system with two poles and a zero. Figure 5(b) shows the Bode graphs of the compensation components. The corresponding equations are contained in (2) and (3).

$$\left| \frac{V_c}{V_o} \right| = \frac{1+sC_1R_1}{sR_{fb1}(C_1+C_2)+s^2R_{fb1}C_1R_1C_2} \tag{2}$$

$$f_{z1} = \frac{1}{2\pi R_1 C_1} ; f_{p1} = \frac{1}{2\pi \times R_1 C_1 C_2 / (C_1 + C_2)} \tag{3}$$





Figure 5. Implementation of type II compensation (a) circuit and (b) Bode diagram

### 2.3. Rail-to-rail current sensing circuit

Inductor current detection is accomplished as presented in Figure 6(a), using a rail-to-rail current sensor placed between  $V_i$  and  $V_x$  with the inductor in parallel [35]. Using voltage-current characteristic of the rail-to-rail operational transconductance amplifier, a current  $I_c$  is generated. As illustrated in Figure 6(b), the voltage signal  $V_{ind}$  is generated by the integration of the current  $I_c$  through the capacitor  $C_c$  to feed the following level control circuit and has a slope analogous to the inductor current. Through the use of this architecture, the transient response and stability of the presented converter can be accelerated under changing load conditions. Equations (4) and (5) define the expressions for the current  $I_c$  and the voltage  $V_{ind}$ . Figure 7 presents the used rail-to-rail OTA. This circuit achieves improved input voltage range. It is therefore no longer necessary to use the usual external resistors for this purpose. By combining a P-type and an N-type OTA, the functionality of the rail-to-rail OTA is increased. Equations (6) and (7) are the corresponding equations. Compared to a folded cascode op-amp, this rail-to-rail OTA has a smaller gain, but it also uses less power and has a wider bandwidth.

$$I_c = Gm \times (V_i - V_x) \tag{4}$$

$$V_{ind} = \frac{1}{C_c} \times \int I_c dt \tag{5}$$

$$Gm_N = gm_N ; Gm_P = gm_P ; Z_{out} = \frac{1}{sC_c} \tag{6}$$

$$A_v = Gm \times Z_{out} = \frac{gm_N + gm_P}{sC_c} \tag{7}$$




Figure 6. Inductor current sense (a) circuit and (b) signals




Figure 7. Rail-to-rail OTA circuit

**2.4. Hysteresis-controlled circuit**

The hysteresis-controlled circuit shown in Figure 8(a) uses a bias voltage  $V_{bias}$  matched to the compensator's output voltage  $V_c$  to control its transistors current. A hysteresis comparator compares the upper and lower limit voltages  $V_{BH}$  and  $V_{BL}$  formed by the resistors  $R_{BH}$  and  $R_{BL}$  with the voltage signal  $V_{ind}$ . To change the duty cycle, the comparison signal is received from the set-reset (SR) flip-flop. Figure 8(b) shows the transient waveforms of the voltage-controlled hysteresis circuit. A key component of the hysteresis controller circuit is the hysteresis comparator, shown in Figure 9. The corresponding is represented by (8) and (9).


$$V_{BH} = V_c + I_{bias} \times R_{BH} ; V_{BL} = V_c - I_{bias} \times R_{BL} \tag{8}$$

$$\Delta V = V_{BH} - V_{BL} \tag{9}$$


**2.5. Non-overlapping clocks generator and driver circuits**

The circuit depicted in Figure 10 serves as a non-overlapping clock generator, and its main purpose is to prevent the power switches from being switched at the same time. Such simultaneous switching could result in a short circuit between the voltage source and ground. To ensure that the system operates properly, a delay circuit is used to manage the dead time between switching events. The resulting clocks drive the power switches via the drivers to achieve the buck effect [36]. The driver circuit, depicted in Figure 11, generates

$V_{PS}$  and  $V_{NS}$  to drive the excessive gate capacitance induced by the size of the power switches. This circuit is necessary to manage the large currents and low on-resistance required by the buck converter's switching transistors and improve overall efficiency [37], [38].



(a)



(b)

Figure 8. Hysteresis-voltage control (a) circuit and (b) signals




Figure 9. Hysteretic comparator






Figure 10. Non-overlapping clocks generator circuit





Figure 11. Driver circuit


### 3. RESULTS AND DISCUSSION

The PCHC buck power converter was realized with Taiwan semiconductor manufacturing company (TSMC) 0.18  $\mu\text{m}$  complementary metal oxide semiconductor (CMOS) one-poly-six-metal (1P6M) technology. This in-depth analysis compares the converter's transient response, load control, power efficiency, and performance to its predecessors. The converter's transient response is critical for its capacity to handle dynamic load variations. Figure 12 shows the output voltage transient responses obtained using the analog design environment (ADE) simulator in Cadence Virtuoso software for an input voltage of 12 V and load currents of 100 mA, 500 mA, and 1 A, respectively. These results show that the converter maintains a consistent output voltage of roughly 5 V with a low ripple voltage  $V_{\text{ripple}}$  of less than 47.56 mV across all load currents. Figure 12(a) depicts the system's output voltage transient response with a load current of 100 mA. With a rising time of 15.079  $\mu\text{s}$  and an output voltage ripple of 47.56 mV, the output voltage settles to its steady state value of 5.044 V in 43.26  $\mu\text{s}$ . There is an overshoot at the output voltage of 300 mV at the start. The system's efficiency was 99.32%. Figure 12(b) depicts the system's output voltage response with a load current of 500 mA. With a rising time of 17.57  $\mu\text{s}$  and an output voltage ripple of 46.53 mV, the output voltage settles to its regulated value of 5.004 V in 39.72  $\mu\text{s}$ . During the initial start, the output voltage overshoots by 260 mV. The system's efficiency was 86.04%. Figure 12(c) depicts the system's output voltage response with a load current of 1 A. With a rising time of 20.66  $\mu\text{s}$  and an output voltage ripple of 44.51 mV, the output voltage settles to its regulated value of 4.96 V in 41.66  $\mu\text{s}$ . During the start-up phase, there is a 190 mV overshoot. The system's efficiency was 78.17%. A closer look of the transient responses during load fluctuations, as shown in Figure 13, reveals the converter's quick recovery. The output voltage settles in 28  $\mu\text{s}$  for a 100 mA to 1 A step load current change with a 190 mV undershoot. Reversely, the output voltage settles in 28  $\mu\text{s}$  with 180 mV overshoot when changing the load current from 1 A to 100 mA.


Load regulation is a key indicator of the converter's stability under varying load conditions. The resulting output voltage is extremely close to the target output voltage. At a load current of 100 mA, the steady-state error is -44 mV, while at a load current of 500 mA, the steady-state error is -4 mV. At 1 A load current, the steady-state error is 40 mV. Thus, the output error voltage remains below 84 mV as the load current ranges from 100 mA to 1 A, as shown in Figure 14. According to these results, the average accuracy is 99.41%. In addition, the load regulation rate is 1.87%/A. The proposed converter power efficiency at various load currents is depicted in Figure 15. Notably, the peak power efficiency reaches 99.32% at 5 V output voltage and 100 mA load current. A comprehensive comparison with previous works, as summarized in Table 1, demonstrates that the proposed buck power converter outperforms other designs in terms of the figure of merit (FOM) as written in (10), with an accurate transient response with minimal overshoot, undershoot, and rapid recovery, validating the effectiveness of the pseudo-current hysteresis control, especially when combined with the soft start circuit.



(a)



(b)



(c)

Figure 12. Transient response under load currents (a) 100 mA (b) 500 mA and (c) 1 A




Figure 13. Transient response to step load current change from 100 mA to 1 A and back to 100 mA




Figure 14. Load regulation




Figure 15. Efficiency through load current range

$$FOM = \frac{Step\ Load\ Change\ (mA) \times Peak\ Efficiency\ (\%)}{Max.\ Transient\ Response\ (\mu s) \times Max.\ Transient\ Voltage\ (mV)} \times 10^{-2} \tag{10}$$

Table 1. The comparison of the performance of the proposed buck converter with previous works

References	[39]	[40]	[41]	[42]	[43]	This work
Input voltage range	14 V	12 V	12 V	12 V	12 V	12 V
Output voltage	6 V	5 V	5 V	5 V	3.3 V	5 V
Load current range	240 mA – 1.2 A	1 A – 2 A	400 mA – 2 A	1 A – 2 A	0 A – 18 A	100 mA – 1 A
Switching frequency	N/A	400 kHz	100 kHz	400 kHz	267 kHz	550 kHz
Inductor	N/A	12 µH	72 µH	12 µH	1 µH	2 µH
Capacitor	N/A	10µF	10 µF	10 µF	330µF	12µF
Maximum overshoot at start-up phase	N/A	0 V	750 mV	315 mV	40 mV	300 mV
Maximum steady-state error	70 mV	10 mV	70 mV	20 mV	N/A	44 mV
Step load change	960 mA	1 A	1.6 A	1 A	18 A	900 mA
Transient response Light to heavy	5 ms	1 ms	N/A	N/A	80 us	28 µs
Transient response Heavy to light	5 ms	N/A	500 us	200 us	80 us	28 µs
Transient voltage Undershoot	600 mV	700 mV	N/A	N/A	233 mV	190 mV
Transient voltage Overshoot	600 mV	N/A	300 mV	380 mV	233 mV	180 mV
Peak efficiency	98.83%	99.83%	99.29%	99.61%	98.48%	99.32%
FOM	0.0003	0.0014	0.0106	0.013	0.095	0.168

#### 4. CONCLUSION

The application of pseudo-current hysteresis-controlled techniques has led to the development of an enhanced buck power converter with notable advantages in transient voltage suppression and rapid transient response. Utilizing TSMC 0.18 µm CMOS 1P6M technology, the designed buck converter incorporates both pseudo-current hysteresis control and a soft-start circuit, leading to significant improvements in transient

performance. The observed transient times during load transitions, from 100 mA to 1 A and back to 100 mA, is 28  $\mu$ s which is impressively short compared to previous works, with consistent transient voltages of around 190 mV. Moreover, the buck converter achieves a peak power efficiency of 99.32%. These findings underscore the effectiveness of the proposed DC-DC buck converter, demonstrating its capability to maintain the output voltage value across the given load current range, with an average accuracy of 99.41%. The chip area is an aspect that should be taken care of in future studies. It may be possible to conduct designing the converter at the layout level in TSMC 0.18  $\mu$ m CMOS 1P6M technology to determine the full chip area.

## ACKNOWLEDGEMENTS

The National Center for Scientific and Technical Research (CNRST Morocco) funded this work through the PPR2 program.




## REFERENCES

- [1] J. J. Chen, Y. S. Hwang, J. H. Chen, Y. T. Ku, and C. C. Yu, "A new fast-response current-mode buck converter with improved-controlled techniques," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 5, pp. 903–911, May 2018, doi: 10.1109/TVLSI.2018.2796088.
- [2] Y. Ma, S. Wang, S. Zhang, X. Fan, and R. Zheng, "A current mode buck/boost DC-DC converter with automatic mode transition and light load efficiency enhancement," *IEICE Transactions on Electronics*, vol. E98.C, no. 6, pp. 496–503, Jun. 2015, doi: 10.1587/transele.E98.C.496.
- [3] M. Z. Malik, Q. Xu, A. Farooq, and G. Chen, "A new modified quadratic boost converter with high voltage gain," *IEICE Electronics Express*, vol. 14, no. 1, pp. 1–6, 2017, doi: 10.1587/elex.13.20161176.
- [4] N. Sedaghati, H. Martinez-Garcia, and J. Cosp-Vilella, "On modeling of linear-assisted DC-DC voltage regulators," in *2016 Conference on Design of Circuits and Integrated Systems (DCIS)*, Nov. 2016, pp. 1–4, doi: 10.1109/DCIS.2016.7845362.
- [5] H. Nam, Y. Ahn, and J. Roh, "A buck converter with adaptive on-time PFM control and adjustable output voltage," *Analog Integrated Circuits and Signal Processing*, vol. 71, no. 2, pp. 327–332, May 2012, doi: 10.1007/s10470-011-9802-7.
- [6] K. El Khadiri, H. Akhmal, and H. Qjidaa, "Li-Ion battery charging with a buck-boost DC-DC converter for a portable device power management," *Journal of Low Power Electronics*, vol. 13, no. 2, pp. 263–270, Jun. 2017, doi: 10.1166/jolpe.2017.1479.
- [7] D. H. Jung, K. Kim, S. Joo, and S. O. Jung, "0.293-mm<sup>2</sup> fast transient response hysteretic Quasi-V<sub>2</sub> DC-DC converter with area-efficient time-domain-based controller in 0.35- $\mu$ m CMOS," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 6, pp. 1844–1855, Jun. 2018, doi: 10.1109/JSSC.2018.2805884.
- [8] M. Ouremchi *et al.*, "Li-ion battery charger based on LDO regulator for portable device power management," in *2018 6th International Renewable and Sustainable Energy Conference (IRSEC)*, Dec. 2018, pp. 1–4, doi: 10.1109/IRSEC.2018.8702961.
- [9] C. González-Castaño, C. Restrepo, F. Flores-Bahamonde, and J. Rodriguez, "A composite DC–DC converter based on the versatile buck–boost topology for electric vehicle applications," *Sensors*, vol. 22, no. 14, Jul. 2022, doi: 10.3390/s22145409.
- [10] K. V. Ramana, S. Majhi, and A. K. Gogoi, "Modeling and estimation of DC–DC buck converter dynamics using relay feedback output with performance evaluation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 3, pp. 427–431, Mar. 2019, doi: 10.1109/TCSII.2018.2843526.
- [11] K. El Khadiri and H. Qjidaa, "A low noise, high PSR low-dropout regulator for low-cost portable electronics," in *2013 ACS International Conference on Computer Systems and Applications (AICCSA)*, May 2013, pp. 1–5, doi: 10.1109/AICCSA.2013.6616415.
- [12] F. Farah, M. El Alaoui, K. El Khadiri, and H. Qjidaa, "New analog Li-Ion battery charger using pulsed charging method," in *2018 6th International Conference on Multimedia Computing and Systems (ICMCS)*, May 2018, pp. 1–4, doi: 10.1109/ICMCS.2018.8525948.
- [13] R. Wani, S. Patil, and P. Shinde, "Modeling and simulation of average current-mode controlled bidirectional multiphase DC-DC Converters used in hybrid vehicles," in *2021 6th International Conference for Convergence in Technology (I2CT)*, Apr. 2021, pp. 1–7, doi: 10.1109/I2CT51068.2021.9418219.
- [14] F. Farah *et al.*, "High efficiency buck-boost converter with three modes selection for HV applications using 0.18  $\mu$ m technology," *ECTI Transactions on Electrical Engineering, Electronics, and Communications*, vol. 18, no. 2, pp. 137–144, Aug. 2020, doi: 10.37936/ecti-eec.2020182.222580.
- [15] C. Hisar, I. Sefa, and N. Altin, "Processor-in-the-Loop Simulation of an interleaved buck converter with MATLAB/Simulink," in *2021 13th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)*, Jul. 2021, pp. 1–6, doi: 10.1109/ECAI52376.2021.9515058.
- [16] J. Wang, H. Li, J. Yang, B. Wu, and Q. Li, "Finite-time disturbance observer based nonsingular terminal sliding-mode control for pulse width modulation based DC-DC buck converters with mismatched load disturbances," *IET Power Electronics*, vol. 9, no. 9, pp. 1995–2002, Jul. 2016, doi: 10.1049/iet-pel.2015.0178.
- [17] H.-H. Chou, W.-H. Luo, H.-L. Chen, and S.-F. Wang, "A novel buck converter with dual loops control mechanism," *Electronics*, vol. 11, no. 8, Apr. 2022, doi: 10.3390/electronics11081256.
- [18] J. Huang, "A new method of generate the PWM wave using analog circuits," in *Proceedings of the 2016 International Conference on Sensor Network and Computer Engineering*, Jul. 2016, pp. 119–122, doi: 10.2991/icsnce-16.2016.23.
- [19] J.-J. Chen, Y.-S. Hwang, J.-Y. Lin, and Y. Ku, "A dead-beat-controlled fast-transient-response buck converter with active pseudo-current-sensing techniques," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 8, pp. 1751–1759, Aug. 2019, doi: 10.1109/TVLSI.2019.2908875.
- [20] Z. Xiao *et al.*, "An automatic slope compensation adjustment technique for peak-current mode DC-DC converters," *AEU - International Journal of Electronics and Communications*, vol. 110, Oct. 2019, doi: 10.1016/j.aeu.2019.152860.
- [21] B. Yuan, X. Lai, Q. Ye, H. Wang, and Y. Li, "Ramp-based soft-start circuit with soft-recovery for DC-DC buck converters," in *2013 IEEE International Conference of Electron Devices and Solid-state Circuits*, Jun. 2013, pp. 1–2, doi: 10.1109/EDSSC.2013.6628196.
- [22] L. Huang, P. Luo, C. Wang, and X. Zhou, "A high speed on-chip soft-start technique with high start-up stability for current-mode DC-DC converter," *IEEE Access*, vol. 7, pp. 27579–27585, 2019, doi: 10.1109/ACCESS.2019.2901529.




- [23] M. Al-Shyouch and H. Lee, "A compact ramp-based soft-start circuit for voltage regulators," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 56, no. 7, pp. 535–539, 2009, doi: 10.1109/TCSII.2009.2022205.
- [24] Y.-C. Ryu and Y.-W. Hwang, "A new soft-start method with abnormal over current protection function for switching power supplies," in *IEEE International Conference on Electric Machines and Drives, 2005.*, 2005, pp. 421–425, doi: 10.1109/IEMDC.2005.195757.
- [25] Y. Bing, L. Xinquan, W. Hongyi, and W. Yi, "The design of a start-up circuit for Boost DC-DC converter with low supply voltage," in *2005 6th International Conference on ASIC, 2005*, vol. 1, pp. 512–515, doi: 10.1109/ICASIC.2005.1611363.
- [26] K. H. Chen, C. J. Chang, and T. H. Liu, "Bidirectional current-mode capacitor multipliers for on-chip compensation," *IEEE Transactions on Power Electronics*, vol. 23, no. 1, pp. 180–188, Jan. 2008, doi: 10.1109/TPEL.2007.911776.
- [27] P.-J. Liu, Y.-C. Hsu, and Y.-H. Chang, "A current-mode buck converter with a pulse-skipping soft-start circuit," in *2013 IEEE 10th International Conference on Power Electronics and Drive Systems (PEDS)*, Apr. 2013, pp. 262–265, doi: 10.1109/PEDS.2013.6527025.
- [28] P. J. Liu, C. Y. Hsu, and Y. H. Chang, "Techniques of dual-path error amplifier and capacitor multiplier for on-chip compensation and soft-start function," *IEEE Transactions on Power Electronics*, vol. 30, no. 3, pp. 1403–1410, 2015, doi: 10.1109/TPEL.2014.2320282.
- [29] J.-J. Chen, Y.-S. Hwang, S.-H. Ho, C.-H. Lai, and Y. Ku, "An improved low-EMI fast-transient-response buck converter suitable for wireless sensor networks with new transient accelerated techniques," *IEEE Sensors Journal*, vol. 22, no. 8, pp. 8234–8244, Apr. 2022, doi: 10.1109/JSEN.2022.3158738.
- [30] A. Boutaghlaline, K. El Khadiri, and A. Tahiri, "An improved transient performance boost converter using pseudo-current hysteresis control," *Bulletin of Electrical Engineering and Informatics (BEEI)*, vol. 12, no. 6, pp. 3416–3427, Dec. 2023, doi: 10.11591/eei.v12i6.5835.
- [31] M. Nashed and A. A. Fayed, "Current-mode hysteretic buck converter with spur-free control for variable switching noise mitigation," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 650–664, Jan. 2018, doi: 10.1109/TPEL.2017.2661984.
- [32] J. J. Chen, M. X. Lu, T. H. Wu, and Y. S. Hwang, "Sub-1-V fast-response hysteresis-controlled CMOS buck converter using adaptive ramp techniques," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 9, pp. 1608–1618, 2013, doi: 10.1109/TVLSI.2012.2218263.
- [33] A. Boutaghlaline, K. El Khadiri, H. Qjidaa, and A. Tahiri, "Design of a non-inverting buck-boost converter controlled by voltage-mode PWM in TSMC 180 nm CMOS technology," in *Lecture Notes in Networks and Systems*, vol. 211, Springer Science and Business Media Deutschland GmbH, 2021, pp. 1619–1629.
- [34] Y.-S. Hwang, J.-J. Chen, J.-X. Xu, H.-S. Yang, C.-H. Lai, and Y. Ku, "An improved fast-transient-response low-transient-voltage boost converter with pseudo-current hysteresis-controlled techniques," *IEEE Access*, vol. 9, pp. 127270–127277, 2021, doi: 10.1109/ACCESS.2021.3112065.
- [35] G. Ferri, V. Stornelli, A. De Marcellis, and A. Celeste, "A rail-to-rail DC-enhanced adaptive biased fully differential OTA," in *2007 18th European Conference on Circuit Theory and Design*, Aug. 2007, pp. 527–530, doi: 10.1109/ECCTD.2007.4529649.
- [36] J. A. Hora, A. C. Arellano, X. Zhu, and E. Dutkiewicz, "Design of buck converter with dead-time control and automatic power-down system for WSN application," in *2019 IEEE Wireless Power Transfer Conference (WPTC)*, Jun. 2019, pp. 582–586, doi: 10.1109/WPTC45513.2019.9055685.
- [37] J. J. Chen, Y. S. Hwang, C. S. Jheng, Y. T. Ku, and C. C. Yu, "A low-electromagnetic-interference buck converter with continuous-time delta-sigma-modulation and burst-mode techniques," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 9, pp. 6860–6869, Sep. 2018, doi: 10.1109/TIE.2018.2793235.
- [38] J.-J. Chen, Y.-S. Hwang, H.-W. Chiu, M.-D. Luo, C.-H. Lai, and J. Ku, "A new low-noise I-Squared buck converter suitable for wireless sensor networks with dual-current-acceleration techniques," *IEEE Access*, vol. 11, pp. 41644–41653, 2023, doi: 10.1109/ACCESS.2023.3269420.
- [39] C. Zhou, Q. Zhang, D. Ezechias, Y. Gao, H. Deng, and S. Qu, "A general digital PID controller based on PWM for buck converter," in *Proceeding of the 11th World Congress on Intelligent Control and Automation*, Jun. 2014, pp. 4596–4599, doi: 10.1109/WCICA.2014.7053488.
- [40] S. Vijayalakshmi and T. S. R. Raja, "Time domain based digital PWM controller for DC-DC converter," *Automatika*, vol. 55, no. 4, pp. 434–445, Jan. 2014, doi: 10.7305/automatika.2014.12.552.
- [41] N. Shinde, S. Sankad, and S. L. Patil, "Design and study voltage characteristics of buck converter by MATLAB Simulink," in *2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI)*, May 2018, pp. 680–683, doi: 10.1109/ICOEI.2018.8553695.
- [42] P. Gayathiridevi, S. Vijayalakshmi, and K. R. Vairamani, "Discrete controller for high frequency buck converter," *Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013*, pp. 605–610, 2013, doi: 10.1109/ICCPCT.2013.6528978.
- [43] W. W. Chen, J. F. Chen, T. J. Liang, J. R. Huang, L. C. Wei, and W. Y. Ting, "Implementing dynamic quick response with high-frequency feedback control of the deformable constant on-time control for Buck converter on-chip," *IET Power Electronics*, vol. 6, no. 2, pp. 383–391, Feb. 2013, doi: 10.1049/iet-pe.2012.0522.

## BIOGRAPHIES OF AUTHORS






**Anas Boutaghlaline**    received a master's degree in microelectronics from the Faculty of Sciences, Sidi Mohamed Ben Abdellah University, Fez, Morocco in 2019. He is currently a Ph.D. student at the Laboratory of Computer Science and Interdisciplinary Physics, Department of Physics, Normal Superior School (ENS), Sidi Mohamed Ben Abdellah University, Fez, Morocco. His research interests include power management integrated circuits (PMICs), DC-DC power converters, renewable energy, and battery chargers. He can be contacted at email: anas.boutaghlaline@usmba.ac.ma.



**Karim El Khadiri**    was born in Fez, Morocco in 1978. He received M.S. and Ph.D. degrees in Faculty of Sciences from Sidi Mohammed Ben Abdellah University in 2011 and 2017, respectively. Since 2012, he served as a Research Scientist at Faculty of science in the University of Sidi Mohammed Ben Abdellah, Fez, Morocco and guest researcher at LIMA laboratory in UQO Canada. His current interests include switch mode audio amplifier, CMOS mixed-mode integrated circuit design, design techniques for RFID, RF front-ends for passive tags, Li-Ion battery charger and power management. He can be contacted at email: karim.elkhadiri@usmba.ac.ma.



**Ahmed Tahiri**    received the graduate degree DES in Department of Physics, Sidi Mohammed Ben Abdellah University, Morocco in 1997, received the Ph.D. degree in physics from the University Sidi Mohamed Ben Abdellah, Faculty of Science, Morocco in 2005. He completed his doctoral studies in didactics of science in the University of Sherbrooke in Canada in 2010. He is now a professor in Superior Normal School, ENS-FEZ, Morocco. His research interests include Li-Ion battery charger interface (BCI) and BMS, RFID passive and active tags, CMOS mixed mode integrated circuit design. He can be contacted at email: ahmed.tahiri@usmba.ac.ma.