

Design and implementation of a low-cost circuit for medium-speed flash analog to digital conversions

Nashaat M. Hussain Hassan^{1,2}, Mohamed Adel Esmaeel Salama³, Aziza I. Hussein⁴, Mohamed Mourad Mabrook⁵

¹Faculty of Engineering and Technology, Badr University in Cairo (BUC), Cairo, Egypt

²Electronics and Communication Engineering Department, Fayoum University, Fayoum, Egypt

³Department of Electrical Power and Machines Engineering, Faculty of Engineering, Helwan University, Cairo, Egypt

⁴Electrical and Computer Engineering Department, Effat University, Jeddah, Saudi Arabia

⁵Space Communication Department, Faculty of Navigation Science and Space Technology, Beni-Suef University, Beni-Suef, Egypt

Article Info

Article history:

Received Sep 3, 2023

Revised Nov 28, 2023

Accepted Jan 9, 2024

Keywords:

Analog to digital converters
Flash analog-to-digital
conversion hardware and
software implementation
Conversion rate
Self-adapting of voltage gain
Sampling rate

ABSTRACT

Despite the considerable advancements in analog-to-digital conversion (ADC) circuits, many papers neglect several crucial considerations: Firstly, it does not ensure that ADCs work well in the software or hardware. Secondly, it is not certain that ADCs have a wide range of amplitude responses for the input voltages to be convenient in many applications, especially in electronics, communications, computer vision, CubeSat circuits, and subsystems. Finally, many of these ADCs need to look at the suitability of the proposed circuit to the most extensive range of frequencies. In this paper, a design of a low-cost circuit is proposed for medium-speed flash ADCs. The proposed circuit is simulated based on a set of electronic components with specific values to achieve high stability operation for a wide range of frequencies and voltages, whether in software or hardware. This circuit is practically implemented and experimentally tested. The proposed design aims to achieve high efficiency in the sampling process over a range of amplitudes from 10 mV to 10 V. The proposed circuit operates at a bandwidth of frequencies from 0 Hz to greater than 10 kHz in the simulation and hardware implementation.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

Mohamed Adel Esmaeel Salama

Department of Electrical Power and Machines Engineering, Faculty of Engineering, Helwan University

1 Sherif Street, 1792 Helwan, Cairo, Egypt

Email: Mohamed.adel.80@h-eng.helwan.edu.eg

1. INTRODUCTION

Nowadays, the trend of industrial electronics [1] tends to monitor, sense, and control everything around us. Because of significant advances in digital signal processing and its many applications [2]–[11] [12], improving the design of analog-to-digital converters (ADC) [13]–[16] is a priority for the scientific community. The output from the attitude determination and control subsystem (ADCS), the CPU's temperature reading, and the payload output of CubeSats will all be sampled using the ADC. A truly digital signal has two primary advantages. First, the signal changes at discrete time intervals. Second, the amplitude changes in discrete values; the signal can only contain certain finite values at specific times. In turn, the analog signal can change infinitely in time and amplitude. The amplitude values are innumerable, even within a specified analog signal range. Hence, two main steps should be achieved to implement the conversion from an analog signal to a digital signal. The first step is sampling [17], [18], which converts the analog signal into continuous values at discrete times.

The second step is the quantization process [19], [20], which is dedicated to making it discrete in amplitude. Moreover, it is essential to improve analog to digital conversion techniques. However, there are three problems with these techniques; the first problem is that there needs to be a guarantee that ADCs work well, whether in the software or hardware. The second problem is that it needs to ensure that the ADCs have a wide range of amplitude responses for the input voltages to be suited in many applications. The last problem that many of these ADCs overlooked was the suitability of the proposed circuit to the most extensive range of frequencies, "wide frequency response".

The paper's primary goal is to solve the three problems mentioned above. In this paper, a simulation design and hardware implementation of a low-cost circuit for medium speed (ADCs) is developed. The proposed circuit is experimentally implemented and tested based on a set of electronic components that have suitable values to achieve the required design. The proposed design includes an adaptive amplifier controlled with adapted voltage gain A_v to expand the analog input signal amplitude range. The design also includes a crystal oscillator operating at a sampling rate of 11 MHz.

The paper is structured as follows: Section 2 presents the theoretical background for the analog-to-digital conversion process. Section 3 introduces the proposed design of the flash ADC. Section 4 discusses the simulation results and hardware implementation for testing the proposed design. Section 5 presents the conclusion and future work of the paper.

2. THE PROCESS OF ANALOG TO DIGITAL CONVERSION

Figure 1 shows the procedure of an analog to digital-conversion. The conversion flow starts with a filtering process, followed by three processes: sampling, quantizing, and encoding. The output of the sampling process is a discrete signal in the time domain, while the output of the quantizing process is still a signal with multi-level changes at specific intervals. The encoding process is to convert the quantizing output values to binary values. Figure 2 illustrates the output signal from each output stage for the ADC process. A continuous analog input signal is applied to a filter to prevent interference with other signals. The output of the filtering process is a smooth signal as input to the sampling process; the output signal from the sampling process is called a sampled signal, while the output from the quantizing process is called a quantized signal, while the output signal of the encoding process represented as a bit stream and is called a digital signal.




Figure 1. Analog to digital conversion process




Figure 2. The output signal for each stage in the ADC's process

3. THE PROPOSED DESIGN OF THE FLASH ADC

Figure 3 demonstrates the circuit diagram of the proposed sampler technique of the flash ADC. It consists of three main parts: an adaptive amplifier, crystal oscillator with dynamic switch, and amplifier. In the following, an explanation of each of the three parts will be presented.

3.1. The sampler technique

Figure 3(a) shows that the sampler technique's adaptive amplifier has two magnification ranges based on whether the input voltage is very high or very low. In case the input voltage is very high, the adaptive amplifier automatically applies the extent of the magnification A_{V1} . In case the input voltage is very low, the adaptive amplifier applies the extent of the magnification A_{V2} according to mathematical expressions (1) and (2) [21].

$$A_{V1} = \left(1 + \frac{R_4 + R_5}{R_6}\right) \tag{1}$$

$$A_{V2} = \left(1 + \frac{R_4}{R_6}\right) \tag{2}$$

The extent of the magnification of A_{V1} is greater than that of A_{V2} due to the presence of a resistance R_5 . An auxiliary circuit is developed for the sampling amplification circuit. This circuit separates and connects the resistance R_5 based on the strength and weakness of the input signal. The auxiliary circuit consists of a step-up transformer and a transistor as a switch Q_2 as in Figure 3(a); the transistor is connected in parallel with the resistance R_5 as in Figure 3. An explanation of the theoretical operation of the adaptive amplifier is written in the following two points: The cut-off state of the transistor is realized when $V_B < 0.7$ (OFF-stat) and at this case the step-up transformer is unable to sense the weak input signal so resistance R_5 is conductive. The amplifier is working in a high range, according to A_{V1} . The saturation state of the transistor is realized when $V_C < V_E$ (ON-stat), and in this case, the step-up transformer can sense the strength input signal, so the resistance R_s is shorted and is not present, and the amplifier is working in a low range according to A_{V2} .

3.2. The crystal oscillator with dynamic switch and second amplifier

As shown in Figures 3(b) and 3(c), the circuit's oscillation frequency is decided by the series resonant frequency of the crystal. The series resonant frequency, f_s , occurs when the series capacitance C_S resonates with the series inductance L_S . At this stage, the crystal impedance will be the least; hence, the amount of feedback will be the largest. Mathematical expression for the same is given as [22].




Figure 3. Circuit diagram of the sampler technique: (a) adaptive amplifier, (b) crystal oscillator with dynamic switch, and (c) follower op- amplifier

$$f_s = \frac{1}{2\pi\sqrt{L_s C_s}} \tag{3}$$

where L_s and C_s are the parameters of series circuit equivalent circuit of crystal oscillator [23] L_s : A large-valued inductor, C_s : A small-valued capacitor

The typical operating range of the crystal oscillators is from 40 kHz to 100 MHz wherein the low-frequency oscillators are designed using Op-Amps while the high-frequency ones are designed using transistors. The circuit includes a bipolar junction transistor Q1, which operates as a dynamic switch to organize the sampling frequency of the sampler. In this circuit, if the dynamic switch is closed “transistor ON”, the input analog signal does not pass to the output of the second amplifier. When the switch is open, “transistor OFF”, the input analog signal passes to the output of the follower operational amplifier.

3.3. Quantizer and encoder

Figure 4 shows the circuit diagram of the quantizer and encoder. The circuit consists of seven voltage comparators whose inverting inputs are connected to a voltage divider. These voltage comparators are operational amplifiers used without feedback [24].




Figure 4. Circuit diagram of the quantizer and encoder

This figure calculates the number of comparators N using (4), where n is the resolution of the ADC, i.e., in this case, $n = 3$ [25], [26].

$$N = 2^{n-1} \tag{4}$$

Moreover, the comparisons encode the analog inputs as a digital word on three bits. All comparators run in parallel, which makes this ADC very fast. For this reason, it is called a flash adapter. Seven resistors of 1 k Ohm are connected between the 5 V power supply and the comparator output. The comparator outputs are connected to a 74LS148D encoder to generate a binary output signal. Therefore, for an analog signal above 0 V, this signal is separated into eight separate states via the (Q) quantization size, calculated by mathematical expression (5).

$$Q = \frac{V_{max} - V_{min}}{N} \tag{5}$$

where V_{max} is the maximum input voltage, V_{min} is the minimum input voltage and N is the number of levels.

4. SIMULATION RESULTS AND HARDWARE IMPLEMENTATION

4.1. Realization of the experimental and simulation of the sampler technique

In this section, the experimental and simulation realization of the proposed design is presented. Where, Figure 5 shows the experimental realization of the proposed design of the sampler technique. The figure shows the different components that were used in the proposed design.

Figure 6 demonstrates waveforms of the proposed sampler technique for both experimentally realization as shown in Figure 6(a) and simulation as shown in Figure 6(b). The measured voltage of the input signal waveform is 0.8 Vp-p, and the measured voltage of the output signal waveform is 2 Vp-p. Many results were taken, and the similarity of the waveforms with different values was recorded in Table 1.




Figure 5. Circuit diagram of the sampler technique




Figure 6. Waveform of sampler technique (a) experimentally and (b) simulation

Table 1 shows the results of the input and output signal of the adaptive amplifier circuit with different gain values. The results show that when the input signal is 0.02 V, the voltage gain A_V reaches 10. Each time the input signal increases, the voltage gain A_V decreases gradually. When the input signal is more than 1.5 V, the voltage gain A_V keeps constant at 1.1 until 10 V. This adaptation expands the voltage response of the proposed ADC circuit. The results demonstrate an excellent efficiency for automatic control of the voltage gain of the amplifier circuit, which is realized.

Table 1. Results of the output signal with changing voltage gain of the adaptive amplifier circuit

Input signal (V)	Voltage gain (A_V)	Output signal (V)
0.02	10	0.2
0.075	6.5	0.49
0.156	4	0.63
0.266	3	0.798
0.44	2.2	1
1.4	1.5	2.2
2.1	1.1	2.24
3	1.1	3.5
4.48	1.1	5.12
5.44	1.1	7.14

4.2. Experimental and simulation results of the quantizing and encoding circuit

Table 2 shows the results of the quantizer and encoder circuit at a very low signal from 0 V to 10 mV. The obtained results confirm the efficiency of our circuit in converting an analog signal that takes values from 0 V to 10 mV into eight digital values from 0 to 7. Conversely Table 3 shows the results of testing the circuit at a range of voltages from 0 to 10 V. The results show no problem in converting an analog signal from 0 to 10V into eight digital values from 0 to 7.

Table 2. Shows the results of the quantizer and encoder circuit

Ref. voltage (1)	$V_{in}(1)$	$V_{out}(1)$ in binary	Ref. voltage (7)	$V_{in}(7)$	$V_{out}(7)$ in binary
0.00125 V	0.00125 V	001	0.00875 V	0.00875 V	111






Table 3. Digital values in the range from 0 to 7 of analog signal varies from 0 V to 10 mV

Ref. voltage (1)	$V_{in}(1)$	$V_{out}(1)$ in binary	Ref. voltage (3)	$V_{in}(3)$	$V_{out}(3)$ in binary
0.00125 V	0.00125 V	001	0.00375 V	0.00375 V	011
Ref. voltage (5)	$V_{in}(5)$	$V_{out}(5)$ in binary	Ref. voltage (7)	$V_{in}(7)$	$V_{out}(7)$ in binary
0.00625 V	0.00625 V	101	0.00875 V	0.00875 V	111

Tables 3 and 4 show the results of the quantizer and encoder circuit. In Table 3, the results confirm the efficiency of this circuit in converting an analog signal that takes values in deficient voltage levels (from 0 V to 10 mV) into eight digital values from 0 to 7. Table 4 shows the results of testing the encoder circuit at various voltages in high voltage levels (from 0 to 10 V).

Table 4. Digital values in the range from 0 to 7 of analog signal varies from 0 to 10 V

Ref. voltage (0)	V _{in} (0)	V _{out} (0) in binary	Ref. voltage (2)	V _{in} (2)	V _{out} (2) in binary
Less than 1 V	1 V	000	2.5 V	2.5 V	010
Ref. voltage (4)	V _{in} (4)	V _{out} (4) in binary	Ref. voltage (6)	V _{in} (6)	V _{out} (6) in binary
5 V	5 V	100	7.5 V	7.5 V	110

5. CONCLUSION AND FUTURE WORK




In this paper, a flash ADC circuit is designed with low cost and high efficiency. Experimentally, a hardware implementation of the ADC circuit is realized. The proposed ADC is tested to suit a broad band of magnitude for the amplitude and frequency of analog input signals. The proposed ADC is based on selected components to achieve the desired target. The ADC circuit has an adaptive amplifier to expand the range of an analog input signal magnitude. Also, the ADC includes a sampler with a sampling rate of 11 MHz. The proposed ADC works with high efficiency and is low cost, with a range of magnitudes that expands from 10 mV to 10 V. The proposed ADC operates at a bandwidth of frequencies expanded from 0 Hz to more than 10 kHz. Experimentally, the Flash ADC circuit is tested to verify its performance. The ADC works efficiently and cheaply and gives 12×10^6 samples per second. Also, 3 bits are used to digitally represent the sampled values (with a quantization error of 0.125 for each 1 V). Therefore, the ADC gives a data rate of 36 Mb/s, whether in the simulation or hardware implementation. In future work, the proposed flash ADC circuit can be designed in nano-scale CMOS technologies. One could also design and implement new analog-to-digital converters with different resolutions.

REFERENCES




- [1] R. Kretzmann, *Industrial electronics handbook*. Kings Colleg University of London: Philips Technical Library, 1964.
- [2] S. W. Smith, *Guides of digital signal processing*. California Technical Publishing, 1999.
- [3] L. Milić, *Multirate filtering for digital signal processing: MATLAB applications*, 1st Edition, University of Belgrade: Information Science Reference, 2009.
- [4] E. C. Ifeachor and B. W. Jervis, *Digital signal processing: a practical approach*, 2nd Edition, Prentice Hall, 2001.
- [5] V. K. Ingle, *Digital signal processing and its implementation of MATLAB*. Xi'an Jiao tong University Press, 1998.
- [6] M. Wenhan, *Research on the application of digital signal processing technology in the communication field [J]*. Electronic World, 552.18, pp. 124-127. 2018.
- [7] Z. Ze, *Application analysis of modern digital signal processing technology in optical access network [J]*. Electronic Test, 2015.
- [8] S. Bing, *Research on the application and development of digital signal processing technology [J]*. Information and Communication, 2015.
- [9] S. Yuanqing, *Development of digital signal processing technology [J]*. Shandong Industrial Technology, 2016.
- [10] Z. Hongou, *Design of audio signal acquisition and processing system based on DSP [J]*. Journal of Southwest University for Nationalities (Natural Science Edition), 2011.
- [11] W. Zibo and H. Shilong, *Signal and information processing technology analysis of emergency communication system [J]*. Electronic Test, 2018.
- [12] D. Caibao, *Analysis of the application of intelligent information processing technology [J]*. Information System Engineering, 2018.
- [13] S. Zahrai and M. Onabajo, "Review of analog-to-digital conversion characteristics and design considerations for the creation of power-efficient hybrid data converters," *Journal of Low Power Electronics and Applications*, vol. 8, no. 2, Apr. 2018, doi: 10.3390/jlpea8020012.
- [14] H. Dalmia and S. K. Sinha, "Analog to digital converters (ADC): a literature review," *E3S Web of Conferences*, 2020.
- [15] T. Sundström, "Design of high-speed analog-to-digital converters using low-accuracy components," Electronic Press, 2011.
- [16] M. Frey and H. A. Loeliger, "On the static resolution of digitally corrected analog-to-digital and digital-to-analog converters with low-precision components," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 54, no. 1, pp. 229–237, 2007.
- [17] M. Elfil and A. Negida, "Sampling methods in clinical research; an educational review," *Emergency*, vol. 5, no. 1, 2017.
- [18] A. Shorten and C. Moorley, "Selecting the sample," *Evidence-based nursing*, vol. 17, no. 2, pp. 32–33, 2014.
- [19] A. Gholami, S. Kim, Z. Dong, Z. Yao, M. W. Mahoney, and K. Keutzer, "A survey of quantization methods for efficient neural network inference," *Low-Power Computer Vision*, pp. 291–326, 2022.
- [20] R. M. Gray and D. L. Neuhoff, "Quantization," *IEEE transactions on information theory*, vol. 44, no. 6, pp. 2325–2383, 1998.
- [21] T. E. Brewer, *Experiments in analog and digital electronics: laboratory manual for ECE*. Experiments in Analog and Digital Electronics: Laboratory Manual for ECE, 2006.
- [22] Burch, Ken, and Jim Feddeler, *Crystal Oscillators Presentation*.
- [23] Red Lion, "Model CT - Current transformer datasheet." Red Lion, Accessed: Sep 3, 2023. [Online]. Available: <https://www.instrumart.com/assets/Red-Lion-CT-datasheet.pdf>
- [24] T. L. Floyd, *Electronic devices: conventional current version*, Ninth Edition. 2018.
- [25] L. E. Frenzel Jr, *Practical electronic design for experimenters*, McGraw-Hill. 2020.
- [26] B. Brannon and A. Barlow, "Aperture uncertainty and ADC system performance," *Application note AN-501. 2006-09-20*, 2006.

BIOGRAPHIES OF AUTHORS






Nashaat M. Hussain Hassan    was born in Qena, Egypt, in 1977. He received his B.Sc. in communication and electronics engineering from Al-Azhar University, Egypt in 2002. In 2005, he received his M.Sc. degree in communication and electronics engineering from (C.N.M.) National Center of Microelectronics, Seville University, Spain. In 2009, he received his Ph.D. in digital integrated circuit design for the applications of image processing from (C.N.M.) National Center of Microelectronics, Seville University, Spain. In October 2019 he was promoted to the position of an associate professor position. He currently works as an associate professor in the Department of Electronics and Electrical Communications, Faculty of Engineering, Fayoum University, Egypt. His research interests include algorithm development (analysis, design, and optimization), full cycle software and hardware development (MATLAB, C, C++, VHDL, FPGA, Xilinx) in the following applications: digital image processing, biomedical image processing, computer vision, artificial intelligence. He can be contacted at email: nmh01@fayoum.edu.eg.






Mohamed Adel Esmael Salama    was born in Cairo, Egypt, in 1980. He received the B.Sc., M.Sc. and Ph.D. in 2004, 2009, and 2012 respectively from Helwan University and Al-Azhar university. He works as a lecturer for the Faculty of Engineering and Technology, Helwan University. His research interests include renewable energy, electrical machines, power electronic, photovoltaic, energy-storage applications, and space power applications. He can be contacted at email: Mohamed.adel121980@yahoo.com, Mohamed.adel.80@h-eng.helwan.edu.eg.



Aziza I. Hussein    received her Ph.D. degree in electrical and computer engineering from Kansas State University, USA in 2001 and the M.Sc. and B.Sc. degrees from Assiut University, Egypt in 1989 and 1983, respectively. She joined Effat University in Saudi Arabia in 2004 and established the first electrical and computer engineering program for women in the country and taught related courses. She was the head of the Electrical and Computer Engineering Department at Effat University from 2007-2010. She was the head of Computer and Systems Engineering Department, Faculty of Engineering, Minia University, Egypt from 2011-2016. She was a professor and chair of the Electrical and Computer Engineering Department and director of the master of energy program at Effat University Saudi Arabia from 2016-2021. Currently she is a professor and researcher at the same department. Her research interests include microelectronics, analog/digital VLSI system design, RF circuit design, high-speed analog-to-digital converters design, and wireless communications systems design. She can be contacted at email: azibrahim@effatuniversity.edu.sa.



Mohamed Mourad Mabrook    received his B.Sc. and M.Sc. degrees in electrical and communication engineering from Assiut University, Egypt, in 2008 and 2013, respectively. He received Ph.D. degree in Communication Department, Menia University, Egypt in 2017. He is assistant professor at Space communication Engineering Department in Faculty of Navigation Science and Space Technology (NSST), Beni-Suef university, Beni-Suef, Egypt. Head of Applied Sciences of Space and Navigation Program science 2021. He is a part time assistant professor at Faculty of Engineering, Nahda University (NUB), Beni-Suef, Egypt. He Published more than 24 paper in the fields of wireless communications, 5G networks, cognitive radio, artificial intelligence, circuit design and sensors. He is a reviewer in many international journals related to Elsevier, Springer and IEEE Publishers'. He can be contacted at email: mohamedmourad2008@gmail.com, Mohamed.mourad@nsst.bsu.edu.eg.