

# Design and analysis of 7-stage MOS current mode logic power gated MOSFETs in current starved voltage-controlled oscillator for the phase locked loop application

Sivasakthi Madheswaran, Radhika Panneerselvam

Department of Electronics and Communication Engineering, College of Engineering and Technology, SRM Institute of Science and Technology Kattankulathur, Tamil Nadu, India

## Article Info

### Article history:

Received Aug 3, 2023

Revised Oct 24, 2023

Accepted Dec 18, 2023

### Keywords:

MOS current mode logic  
Phase locked loop  
Power-gated inverter  
Pull-up transistor  
Voltage controlled oscillator

## ABSTRACT

This paper presents a new process, voltage and temperature (PVT) tolerant 7-stage ring type current starved voltage-controlled oscillator (CS-VCO). In this, a 7-stage ring VCO is proposed using power gated technique for phase locked loop (PLL) application. PLL plays a major role in clock and data recovery, Global Positioning System (GPS) system and satellite communications. For the high-speed application of PLL it is designed using 7-stage inverter delay cell with MOS current mode logic (MCML) technique. The circuit undergoes process, voltage and temperature variations with different parameters such as average power, oscillation frequency, phase noise, tuning range and output noise. The Monte-Carlo analysis justifies the proposed design provides better results. The circuit is simulated under 45 nm CMOS technology using cadence virtuoso. The average power consumption of the proposed circuit is 29.368  $\mu$ W with the oscillation frequency of 3.06 GHz. The output noise and the phase noise of the proposed VCO are -161.55 dB and -125.92 dBc/Hz respectively. It achieves the frequency tuning range (FTR) of 95.09 %. The obtained simulation results are highly robust with PVT making the circuit suitable for PLL application.

This is an open access article under the [CC BY-SA](#) license.



## Corresponding Author:

Radhika Panneerselvam

Department of Electronics and Communication Engineering, College of Engineering and Technology, SRM Institute of Science and Technology

Kattankulathur – 603203, Chengalpattu, Tamil Nadu, India

Email: radhikap@srmist.edu.in

## 1. INTRODUCTION

The voltage-controlled oscillator (VCO) is an important component in various electronic circuits and communication systems, including phase locked loop (PLL) and clock data recovery (CDR). It generates an output signal whose frequency can be controlled by an input voltage. Inductor-capacitor (LC) oscillator operates based on an LC resonant network. It provides several advantages, including low noise and high-frequency operation but the major drawback of LC oscillators is that they require inductors, which increases the complexity of the circuit. A ring oscillator is another type of oscillator which is used due to its simple and digital nature, a ring oscillator can be easily integrated into IC designs with minimal additional complexity and cost [1]. The design of ring and LC oscillator using current mode logic and tank resonator for the space fiber application provide better analysis on the performance [2]. The advancement of rapid and effective technology heavily depends on high-speed devices. However, in mixed-signal systems, the design of analog circuits faces challenges due to switching noise. As a result, current mode logic (CML) is used to mitigate these issues. CML is widely used because of its inherent resistance to noise. This characteristic also

contributes to the popularity of MOS current mode logic (MCML) as a preferred choice among CML variants [3], [4]. The voltage-controlled oscillator commonly employs a complementary metal–oxide–semiconductor (CMOS) inverter as the delay unit. However, there is a possibility to substitute with stack, sleep, or sleepy stack inverters. By using these alternative delay types, it becomes feasible to minimize leakage power. The VCO typically consists of multiple delay cells arranged in a ring oscillator configuration. These delay cells can be either single-ended or differential. In both cases, their behavior and timing are controlled by a voltage referred to as the control voltage.

The actual oscillation frequency achieved by this method did not meet the initially anticipated expectations [5]. Through the modification of the approach, it becomes possible to increase the frequency of oscillation. However, this improvement comes with high power and minimum range of tuning [6], [7]. A new technique has emerged that attains the highest possible oscillation frequency while maintaining the quality of phase noise [8], [9]. In PLL, the control voltage plays an important role to modify the VCO's oscillation frequency, ensuring that it either rises or falls as needed. This adjustment aims to achieve synchronization between the feedback signal and the input signal, establishing a stable and coherent relationship between the two [10]. Prior research has focused on optimizing the oscillator circuit to improve PLLs performance using different methods. However, employing positive feedback offers an advantage as it helps to adjust the frequency tuning range effectively [11], [12]. To achieve the frequency tuning range appropriately different methods are employed [13]. A technique which has less phase noise but with more power consumption using a differential VCO [14]. The low noise circuits are designed with higher performance to improve the signal integrity [15], [16]. A bulk driven keeper technique based current starved ring VCO is introduced to minimize phase noise and power consumption [17].

A new dual threshold MOS technique is used with current starved voltage-controlled oscillator (CSVCO) for the maximum oscillation frequency and efficient switching [18]. A differential VCO design with minimum phase noise but it does not achieves good figure of merit (FOM) [19]. By the addition of feedback circuit, the complexity of the circuit may increase but it reduces the issue of non-linearity [20], [21]. Now-a-days resistive circuits are also used to achieve circuit linearity [22]. A new method of differential VCO achieves wider frequency tuning range, but suffers from maximum power consumption and high phase noise [23]. A new design of oscillator with process, voltage and temperature tolerant circuit achieves good frequency of oscillation but it has very less FOM [24]. In the differential CSVCO circuit, achieves better oscillation frequency but suffers from maximum leakage power [25], [26]. A dual mode time interleaved ring VCO is utilized for high performance radio frequency (RF) systems. A pseudo-differential circuit is used as a ring oscillator for serial interfaces. In this, most updated M-PHY serial interface is used for high speed operation but it affects with maximum phase noise [27]. A new three stage oscillator is designed to achieve better oscillation frequency [28]. A differential CMOS ring VCO is designed with low noise for short range application, but it achieves only less frequency tuning range [29]. The frequency of oscillation is,

$$f = \frac{1}{2nt} \quad (1)$$

where  $n$  and  $t$  represent the stages of VCO and time delay respectively.

Phase noise affects signal quality, especially in high-precision applications, and overall system performance. To address this issue, a new 7-stage VCO has been developed with a focus on reducing phase noise and improved FOM. The proposed VCO circuit undergone different analysis using various process corners. These evaluations were conducted using the cadence virtuoso tool with 45 nm gpdk library. This paper is organized as: section 2 explains about the proposed technique with operation, section 3 discusses simulation results with various process, voltage and temperature tolerant, and section 4 presents the conclusion.

## 2. PROPOSED 7-STAGE VCO TECHNIQUE

The proposed 7-stage ring VCO mitigates phase noise and oscillation frequency. To minimize leakage in the proposed circuit, pull-up sleepy and power gated techniques are incorporated which depicted in Figure 1 and Figure 2. In this, power gated inverter with MCML is used shown in Figure 3. In an ideal CMOS inverter design, an approach is used to minimize subthreshold leakage by incorporating two additional transistors. These additional components include a PMOS transistor at the top called pull-up sleepy transistor and a combination of P-channel MOS (PMOS) and P-channel MOS (NMOS) transistor at the bottom known as the power gated inverter design. When the sleep input is set to 0 and the sleep bar is 1, transistors  $M_1$ ,  $M_4$  and  $M_5$  are turned ON, causing nodal voltages  $V_a$  and  $V_b$  to become Vdd and ground potential respectively. In this state, transistors  $M_2$  and  $M_3$  function as a regular inverter, producing an output based on the input signal  $V_{in}$ . On the other hand, when sleep and sleep bar become 1 and 0 respectively,  $M_1$ ,  $M_4$  and  $M_5$  are in a cutoff condition. This effectively puts the circuit in a "sleep" mode, reducing the voltage at  $V_a$  and increasing the voltage at  $V_b$ .

As a consequence of this change, the  $V_{SB}$  of  $M_1$  increases, resulting in a higher threshold voltage for  $M_1$  and subsequently reduces subthreshold leakage in the CMOS inverter, making it more power-efficient when in sleep mode. To ensure a stable and controlled oscillation, specific adjustments are required in each delay stage. In the proposed VCO design in Figure 3, the PMOS transistors  $M_4, M_{11}, M_{18}, M_{25}, M_{32}, M_{39}$  and  $M_{46}$  acts as the sleep transistors called pull-up sleepy approach. Because of using sleep transistor only at the top of the inverter design it reduces area consumption. The transistors  $M_2, M_9, M_{16}, M_{23}, M_{30}, M_{37}, M_{44}$  and  $M_{51}$  acts as the control logic. The power gated technique is applied at the bottom of the inverter stage. The transistors with sleep bar inputs such as  $M_7, M_{14}, M_{21}, M_{28}, M_{35}, M_{42}, M_{49}$  and the transistors with sleep inputs such as  $M_8, M_{15}, M_{22}, M_{29}, M_{36}, M_{43}, M_{50}$  acts as power gated transistors. By incorporating sleep transistors leads to power off the circuit during idle conditions, specifically when "SLP" signal is set to 1. This implementation minimizes leakage and enables the operation of high speed. When PLL is synchronized, the inverter switches to the idle condition, causing the circuit to cut off the power supply. Consequently, this action reduces the subthreshold current and hence the overall performance gets improved.




Figure 1. Pull-up sleepy technique




Figure 2. Power gated technique




Figure 3. Proposed 7-stage pull-up sleepy CS ring VCO using power gated technique

### 3. RESULTS AND DISCUSSION

#### 3.1. Average power and frequency tuning range analysis

The values of average power are tabulated in Table 1. It is evaluated at 27 °C with 1 V supply. The average power at  $tt$  process corner is 29.36  $\mu$ W with the oscillation frequency of 3.06 GHz. The frequency tuning range is determined by [30],

$$FTR = \frac{f_h - f_l}{f_h} \tag{2}$$

where  $f_h$  and  $f_l$  represents the higher and lower frequency respectively.

Table 1. Performance of the proposed 7- stage VCO at different process corners

Parameters	Different process corners				
	TT	FF	SS	FS	SF
Average power ( $\mu$ W)	29.36	40.16	20.01	22.83	29.56
Oscillation frequency (GHz)	3.06	4.02	2.07	2.43	2.81
Output noise (dB)	-161.55	-156.71	-154.4	-159.15	-162.9
Phase noise (dBc/Hz)	-125.92	-125.58	-126.32	-125.79	-125.98

3.2. Analysis of phase noise

The phase noise of the proposed VCO is analyzed as [31],

$$Phase\ noise, L(\Delta f) = \frac{8}{3\eta} \frac{KT}{P_t} \frac{\gamma V_{dd}}{V_{ov}} \frac{f_{osc}^2}{\Delta f^2} \tag{3}$$

where  $\eta$  is characteristic constant,  $K$  is Boltzmann constant,  $T$  is absolute temperature,  $P_t$  is total power dissipated,  $V_{ov}$  is overdrive voltage,  $V_{dd}$  is supply voltage and  $\Delta f$  is frequency offset,  $f_{osc}$  is frequency of oscillation, and  $\gamma$  is device co-efficient. The average phase noise of the proposed VCO is -125.92 dBc/Hz.

3.3. Analysis of figure of merit

The FOM is used to analyze the performance of the circuit [32].

$$FOM = L(\Delta f) - 20 \log\left(\frac{f}{\Delta f}\right) + 10 \log\left(\frac{P_{avg}}{1mW}\right) \tag{4}$$

where  $L(\Delta f)$  is the phase noise,  $f$  represents frequency of oscillation,  $P_{avg}$  is the average power. The FOM of the proposed VCO achieves -191.53.

3.4. Monte Carlo analysis

The Monte-Carlo analysis of the proposed 7-stage VCO technique shown in Figure 4. It involves simulation run with 200 samples. Figure 4(a) depicts the histogram plot of average power; Figure 4(b) illustrates oscillation frequency and Figure 4(c) depicts the phase noise.




Figure 4. Monte-Carlo analysis of the proposed 7-stage VCO technique (a) average power (b) oscillation frequency (c) phase noise

**3.5. Effect of control voltage on proposed VCO**

Parametric analysis with different control voltages of the proposed VCO are tabulated in Table 2. The graphical representations are depicted in Figure 5. Figure 5(a) illustrates the analysis of average power at different supply voltages, Figure 5(b) represents oscillation frequency, Figure 5(c) illustrates phase noise, and Figure 5(d) represents output noise.

**Table 2. Performance of power, frequency and noise at different control voltages**

Vdd (V)	Control Voltage (V)	Different parameters of the proposed VCO @ different control voltage			
		Power ( $\mu$ W)	Frequency (GHz)	Output noise (dB)	Phase noise (dBc/Hz)
0.8	0.6	2.46	0.625	-157.72	-121.89
	0.8	8.61	1.28	-157.72	-125.89
	1	9.86	0.662	-157.72	-125.72
	1.2	10.68	0.705	-157.72	-125.63
	1.4	11.43	0.986	-157.72	-125.58
1	0.6	4.67	0.892	-161.55	-123.24
	0.8	18.71	2.59	-161.55	-125.62
	1	29.36	3.06	-161.55	-125.92
	1.2	32.91	3.16	-161.55	-125.79
	1.4	34.49	3.29	-161.55	-125.73
1.2	0.6	7.57	1.04	-162.78	-122.54
	0.8	32.67	3.47	-162.78	-124.9
	1	52.25	3.965	-162.78	-126.14
	1.2	60.24	4.231	-162.78	-126.08
	1.4	66.87	4.88	-162.78	-126.02




Figure 5. Parametric analysis with different control voltages of the proposed VCO with (a) average power, (b) oscillation frequency, (c) phase noise, and (d) output noise


**3.6. Effect of temperature on proposed VCO**

Parametric analysis with different temperatures of the proposed VCO is tabulated in Table 3. The graphical representations are depicted in Figure 6. Figure 6(a) illustrates the analysis of average power,


Figure 6(b) represents oscillation frequency, Figure 6(c) depicts the phase noise, and Figure 6(d) shows the output noise.

Table 3. Performance of power, frequency and noise at different temperatures


Vdd (V)	Temperature (°C)	Different parameters of the proposed VCO @ different temperatures			
		Power (μW)	Frequency (GHz)	Output noise (dB)	Phase noise (dBc/Hz)
0.8	-90	14.24	2.17	-155.65	-125.52
	-40	12.11	1.12	-153.46	-125.57
	0	10.62	0.768	-154.36	-125.62
	27	9.865	0.662	-157.72	-125.71
	90	8.95	0.889	-157.74	-125.86
1	-90	31.02	4.96	-165.11	-125.47
	-40	36.23	3.94	-159.94	-125.62
	0	26.05	3.105	-160.89	-125.79
	27	29.36	3.06	-161.55	-125.91
	90	22.18	0.463	-158.78	-126.19
1.2	-90	63.94	6.92	-168.28	-125.75
	-40	67.74	5.74	-164.57	-125.86
	0	59.41	4.94	-163.73	-126.02
	27	52.25	3.21	-162.78	-126.14
	90	45.82	1.43	-158.88	-126.41




(a)



(b)



(c)



(d)

Figure 6. Parametric analysis with different temperatures of the proposed VCO with (a) average power, (b) oscillation frequency, (c) phase noise, and (d) output noise

### 3.7. Performance comparison

Table 4 represents the performance comparison of the proposed ring VCO with the recent works. The existing few works achieved better figure of merit with the cost of low tuning range, high power and achieves maximum phase noise. The table illustrates clearly that the proposed result provides better performance when compared to the existing works with higher oscillation frequency, better phase noise, minimum power consumption and with higher FOM.

Table 4. Performance comparison of proposed work with existing works

Parameters	[8] <sup>a</sup>	[10] <sup>a</sup>	[18] <sup>b</sup>	[28] <sup>a</sup>	[13] <sup>b</sup>	[22] <sup>b</sup>	Proposed work <sup>b</sup>
Technology (nm)	180	180	45	65	90	90	45
Supply voltage (V)	1	1.8	1.2	0.75	1	1.2	1
Average power (mW)	2.5	10.8	0.053	15.45	0.046	0.0446	0.0293
Oscillation frequency (GHz)	1.03	20.7	1.33	5.5	1.57	1.78	3.06
Tuning range (%)	53	8.6	98	22.8	*	95.48	95.09
Phase noise (dBc/Hz)	-105.5	-108.03	*	-103.2	-78.28	-95.15	-125.92
Figure of Merit (dBc/Hz)	*	-184	*	-186	-91.75	-173.6	-191.53
Structure	Ring	Ring	Ring	Ring	Ring	Ring	Ring

\*Not reported <sup>a</sup>Measurement results <sup>b</sup>Simulation results

#### 4. CONCLUSION

A new PVT tolerant current starved 7-stage ring VCO is proposed for high frequency PLL application. In this pull-up sleepy and power gated inverter techniques are used in the proposed design to enhance the frequency of oscillation and minimize phase noise. The simulation is performed with 45 nm gpdk library using cadence virtuoso tool. The performance of the proposed VCO is analyzed using the histogram plot of Monte-Carlo simulations with 200 samples. To verify the robustness of the proposed design, parametric analysis is performed with different temperatures and control voltages and also with different process corners. The proposed circuit achieves 71.9% improvement in oscillation frequency and 51.87% improvement in average power. It also has the percentage improvement of 32.3%, 11.7% and 10.28% in phase noise, output noise and FOM against the existing 7-stage ring VCO. The above results proves that the proposed circuit is highly tolerant with the process, voltage and temperature and hence it can be widely used in the PLL applications.

#### ACKNOWLEDGEMENT

The authors would like to thank the Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Kattankulathur, for providing the resources (EDA Lab – Cadence Virtuoso tool) to this research.




#### REFERENCES

- [1] R. Tao and M. Berroth, "5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier," *2003 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems - Digest of Papers*, pp. 45–48, 2003, doi: 10.1109/SMIC.2003.1196665.
- [2] D. Monda, G. Ciarpi, and S. Saponara, "Analysis and comparison of rad-hard ring and LC-tank controlled oscillators in 65 nm for SpaceFibre applications," *Sensors*, vol. 20, no. 16, Art. no. 4612, Aug. 2020, doi: 10.3390/s20164612.
- [3] M. Sivasakthi and P. Radhika, "A high-speed MCML logic gate and multiplexer design in 45 nm CMOS technology," *4th International Conference on Emerging Research in Electronics, Computer Science and Technology, ICERECT 2022*, pp. 1–5, 2022, doi: 10.1109/ICERECT56837.2022.10059652.
- [4] M. Sivasakthi and P. Radhika, "Performance comparison of MCML, PFSCCL, and dynamic CML gates with parametric analysis in 45 nm CMOS technology," pp. 451–463, 2023, doi: 10.1007/978-981-19-7753-4\_35.
- [5] P. K. Rout, D. P. Acharya, and G. Panda, "A multiobjective optimization based fast and robust design methodology for low power and low phase noise current starved VCO," *IEEE Transactions on Semiconductor Manufacturing*, vol. 27, no. 1, pp. 43–50, 2014, doi: 10.1109/TSM.2013.2295423.
- [6] H. Ryu, K. W. Ha, and D. Baek, "Low-power quadrature voltage-controlled oscillator using current-reuse and transformer-based Armstrong topologies," *Electronics Letters*, vol. 52, no. 6, pp. 462–464, 2016, doi: 10.1049/el.2015.4043.
- [7] B. Goyal, S. Suman, and P. K. Ghosh, "Design of charge pump PLL using improved performance ring VCO," *International Conference on Electrical, Electronics, and Optimization Techniques, ICEEOT 2016*, pp. 3254–3258, 2016, doi: 10.1109/ICEEOT.2016.7755307.
- [8] J. Jin, K. Q. Zhou, and L. Zhao, "Designing RF ring oscillator using current-mode technology," *IEEE Access*, vol. 5, pp. 5306–5312, 2017, doi: 10.1109/ACCESS.2017.2692771.
- [9] K. Li, F. Meng, D. J. Thomson, P. Wilson, and G. T. Reed, "Analysis and implementation of an ultra-wide tuning range CMOS Ring-VCO with inductor peaking," *IEEE Microwave and Wireless Components Letters*, vol. 27, no. 1, pp. 49–51, 2017, doi: 10.1109/LMWC.2016.2629968.
- [10] S. Kabirpour and M. Jalali, "A highly linear current-starved VCO based on a linearized current control mechanism," *Integration*, vol. 69, no. February, pp. 1–9, 2019, doi: 10.1016/j.vlsi.2019.06.008.
- [11] H. L. Kao, L. C. Chang, and J. S. Fu, "A wide tuning range and low phase noise 20 GHz 0.18  $\mu$ m CMOS voltage controlled oscillator," *AEU - International Journal of Electronics and Communications*, vol. 65, no. 9, pp. 763–766, 2011, doi: 10.1016/j.aeue.2010.12.003.
- [12] P. Rajalingam, S. Jayakumar, and S. Routray, "Design and analysis of radiation-tolerant high frequency voltage controlled oscillator for PLL applications," *AEU - International Journal of Electronics and Communications*, vol. 131, no. September 2020, p. 153543, 2021, doi: 10.1016/j.aeue.2020.153543.
- [13] B. Dharani and U. Nanda, "Impact of sleepy stack MOSFETs in CS-VCO on phase noise and lock performance of PLL," *Silicon*, vol. 14, no. 12, pp. 6599–6610, 2022, doi: 10.1007/s12633-021-01446-0.




- [14] S. Askari and M. Saneei, "Design and analysis of differential ring voltage controlled oscillator for wide tuning range and low power applications," *International Journal of Circuit Theory and Applications*, vol. 47, no. 2, pp. 204–216, 2019, doi: 10.1002/cta.2582.
- [15] I. T. Almalkawi, A. H. Al Bqerat, A. Itradat, and J. N. Al Karaki, "An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wireless receivers," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 12, no. 2, pp. 1274–1285, 2022, doi: 10.11591/ijece.v12i2.pp1274-1285.
- [16] R. G. Shahin and H. D. Al-Majali, "Performance analysis of multi-level high voltage direct current converter," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 12, no. 2, pp. 1368–1376, 2022, doi: 10.11591/ijece.v12i2.pp1368-1376.
- [17] M. Sivasakthi and P. Radhika, "Design and analysis of PVT tolerant hybrid current starved ring VCO with bulk driven keeper technique at 45 nm CMOS technology for the PLL application," *AEUE - International Journal of Electronics and Communications*, vol. 173, no. 7, July 2023, p. 154987, 2024, doi: 10.1016/j.aeue.2023.154987.
- [18] B. Singh, S. Kumar, and R. K. Chauhan, "Design of energy efficient VCO for PLL application," *Analog Integrated Circuits and Signal Processing*, vol. 114, no. 1, pp. 31–40, Jan. 2023, doi: 10.1007/s10470-022-02122-y.
- [19] N. Kumar and M. Kumar, "Design of CMOS-based low-power high-frequency differential ring VCO," *International Journal of Electronics Letters*, vol. 7, no. 2, pp. 143–153, 2019, doi: 10.1080/21681724.2018.1477181.
- [20] I. C. Hwang, C. Kim, and S. M. S. Kang, "A CMOS self-regulating VCO with low supply sensitivity," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 1, pp. 42–48, 2004, doi: 10.1109/JSSC.2003.820881.
- [21] A. Ghosh and S. Pamarti, "Linearization through dithering: A 50 MHz bandwidth, 10-b ENOB, 8.2 mW VCO-based ADC," *IEEE Journal of Solid-State Circuits*, vol. 50, no. 9, pp. 2012–2024, 2015, doi: 10.1109/JSSC.2015.2423975.
- [22] M. Amin and B. Leung, "Design techniques for linearity in time-based  $\Sigma\Delta$  analog-to-digital converter," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 63, no. 5, pp. 433–437, 2016, doi: 10.1109/TCSII.2015.2506004.
- [23] A. Babaie-Fishani and P. Rombouts, "Highly linear VCO for use in VCO-ADCs," *Electronics Letters*, vol. 52, no. 4, pp. 268–270, 2016, doi: 10.1049/el.2015.3807.
- [24] M. Maiti, S. K. Saw, A. J. Mondal, and A. Majumder, "A hybrid design approach of PVT tolerant, power efficient ring VCO," *Ain Shams Engineering Journal*, vol. 11, no. 2, pp. 265–272, 2020, doi: 10.1016/j.asej.2019.10.009.
- [25] N. Gargouri, D. Ben Issa, A. Kachouri, and M. Samet, "A performance comparison of single ended and differential ring oscillator in 0.18  $\mu\text{m}$  CMOS process," *International Journal of Scientific Research & Engineering Technology*, vol. 3, no. 2, pp. 123–128, 2015.
- [26] S. Jang, C. Hu, and Y. Chuang, "A new current source temperature compensation circuit for ring VCO," *Measurement*, vol. 3, no. 1, 2015.
- [27] A. C. Demartinos, A. Tsimpos, S. Vlassis, S. Sgourenas, and G. Souliotis, "A 3GHz VCO suitable for MIPI M-PHY serial interface," *Proceedings - 2015 10th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2015*, pp. 1–6, 2015, doi: 10.1109/DTIS.2015.7127353.
- [28] G. Ciarpì, D. Monda, M. Mestice, D. Rossi, and S. Saponara, "Asymmetric 5.5 GHz three-stage voltage-controlled ring-oscillator in 65 nm CMOS technology," 2023.
- [29] B. S. Choudhury and S. K. Maity, "Notice of Removal: A low phase noise CMOS ring VCO for short range device application," *International Conference on Electrical, Electronics, Signals, Communication and Optimization, EESCO 2015*, no. February, 2015, doi: 10.1109/EESCO.2015.7253649.
- [30] N. Retdian, S. Takagi, and N. Fujii, "Voltage controlled ring oscillator with wide tuning range and fast voltage swing," *2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings*, pp. 201–204, 2002, doi: 10.1109/APASIC.2002.1031567.
- [31] A. A. Abidi, "Phase noise and jitter in CMOS ring oscillators," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 8, pp. 1803–1816, 2006, doi: 10.1109/JSSC.2006.876206.
- [32] J. Yin, P. I. Mak, F. Maloberti, and R. P. Martins, "A 0.003mm<sup>2</sup> 1.7-to-3.5GHz dual-mode time-interleaved ring-VCO achieving 90-to-150kHz 1/f<sup>3</sup> phase-noise corner," *Digest of Technical Papers - IEEE International Solid-State Circuits Conference*, vol. 59, pp. 48–49, 2016, doi: 10.1109/ISSCC.2016.7417900.

## BIOGRAPHIES OF AUTHORS



**Sivasakthi Madheswaran**    received her BE degree in electronics and communication engineering from Anna University, Chennai, India in 2010 and ME degree in VLSI Design, from Anna University, Chennai, India in 2013 and currently pursuing PhD at the Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai, India. Her research interest includes low-power and high-speed VLSI circuit design in phase locked loop, frequency synthesizers and in mixed signal circuit design. In ME degree, she got 6<sup>th</sup> rank in Anna University. She can be contacted at email: sm3131@srmist.edu.in.



**Radhika Panneerselvam**    received her BE degree in electronics and communication engineering from Bharathidasan University, India in 2002, MTech degree in VLSI design, from Sastra University, Thanjavur 2004 and PhD in low power VLSI design from SRM University, Kattankulathur in 2019. Currently working as an assistant professor (Senior Grade) in Department of Electronics and Communication, SRM Institute of Science and Technology, Kattankulathur India, since 2004. Her research interests include low power VLSI circuit design, VLSI implementation of machine learning algorithms and signal processing. She can be contacted at email: radhikap@srmist.edu.in.