

# Design and optimization of high electron mobility transistor with high-k dielectric material integration

Devireddy Sreenivasa Rao<sup>1</sup>, Malluri Sirisha<sup>2</sup>, Deepthi Tumkur Srinivas Murthy<sup>3</sup>,  
Nayana Dunthur Krishne Gowda<sup>3</sup>, Bukya Balaji<sup>1</sup>, Padakanti Kiran Kumar<sup>4</sup>

<sup>1</sup>Department of Electronics and Communication Engineering, Koneru Lakshmaiah Educational Foundation, Guntur, India

<sup>2</sup>Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, India

<sup>3</sup>School of Electronics and Communication Engineering, REVA University, Bengaluru, India

<sup>4</sup>Department of Electronics and Communication Engineering, Balaji Institute of Technology and Science, Narsampet, India

## Article Info

### Article history:

Received Jul 11, 2022

Revised Apr 19, 2024

Accepted Apr 30, 2024

### Keywords:

Drain conductance

Drain current

Hafnium oxide

Silicon dioxide

Transconductance

## ABSTRACT

We have developed and simulated a high electron mobility transistor (HEMT) operating in the 5 nm regime. This HEMT uses hafnium oxide (HfO<sub>2</sub>), a high-k dielectric material, to create an undoped region (UR) beneath the gate. While the gate and undoped regions share equal thickness, the channel length differs. This innovative undoped under the gate dielectric HEMT design mitigates the maximum electric field (V) within the channel area, leading to a significant increase in drain current. The utilization of a high-k dielectric in the HEMT structure results in a saturated Ion current that is 60% higher compared to conventional structures. Specifically, we use an AlGaIn/GaN/SiC-based HEMT with an intrinsic section below the gate, using HfO<sub>2</sub> as the high-k dielectric substantial, for applications requiring high power and high-frequency power amplifiers. Compare this advanced HEMT design to conventional HEMTs and you will see improved conductivity, a greater drain current ( $I_d$ ), a 54% increase in transconductance (Gm), and a lower on-resistance ( $R_{on}$ ). Additionally, advancements in the electric field in the Y direction are seen. This HEMT structure exhibits superior performance compared to alternative materials analyzed. The integration of AlGaIn/GaN materials in HEMTs opens up extensive opportunities in the realms of radio frequency very large-scale integration (VLSI) and power electronics.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



## Corresponding Author:

Bukya Balaji

Department of Electronics and communication Engineering, Koneru Lakshmaiah Educational Foundation

Guntur, Andhra Pradesh, India

Email: vahividi@gmail.com

## 1. INTRODUCTION

As innovation progresses every year, there is a critical interest for very large-scale integration (VLSI) gadgets, particularly as device dimensions shrink to nanometer scale, making short channel effects more pronounced. Because channel lengths in submicron technology are less than 5 nm, decreasing gate lengths and the accompanying rise of undesired situations like drain induced barrier lowering (DIBL) require novel techniques to manage nanodevices. In nanoscale technology, architectures such as the double gate (DG), triple gate (TG), and gate all around (GAA) offer better scalability than conventional devices to reduce these short channel effects [1], [2].

When compared to high electron mobility transistors (HEMTs), traditional metal oxide semiconductor field effect transistors (MOSFETs) are usually thought of as moderately slower devices. As a result, Gallium

nitride (GaN) HEMT devices show excellent thermal conductivity and stability along with a greater bandgap, higher critical electric field, and increased electron drift velocity [3], [4]. III-V bandgap semiconductors like gallium and aluminum nitride, as well as low-k dielectric materials like silicon dioxide ( $\text{SiO}_2$ ) and high-k dielectric materials like hafnium oxide ( $\text{HfO}_2$ ), are used in optoelectronic devices, especially high-power ones [5]. The heterostructure of Gallium nitride HEMT enables an undoped channel, leading to higher breakdown voltages owing to the utilization of higher bandgap semiconductors like Gallium nitride, as well as low-k dielectric materials like silicon dioxide and high-k dielectric materials like hafnium oxide [6], [7].

One particular kind of heterostructure field effect transistor (H-FET) is the high electron mobility transistor (HEMT), renowned for its exceptional performance at RF and microwave frequencies, coupled with a lower noise figure [8]. Operating on the principle of a two-dimensional electron gas within its heterostructure, HEMTs experience fewer electron collisions, contributing to their efficacy. Because HEMTs have a high on-current ( $I_{on}$ ) at lower gate voltages (VGS), they are a good choice for a variety of radio frequency design applications, such as radar communications, broadcast radio receivers, and cellular mobile telecommunications [9], [10].

Due to their exceptional material properties, such as their high electron saturation velocity, high breakdown electric field, and efficient underlap implementation of gate induced drain lowering (GIDL) mitigation, Gallium nitride-based high electron mobility transistors (GaN-HEMTs) are widely used. Unfortunately, the underlap approach shortens the gate's effective length, which deteriorates the gate manageability of silicon dioxide ( $\text{SiO}_2$ ) and silicon ( $\text{Si}$ ) based HEMT devices and clearly lowers the on-current ( $I_{on}$ ) [11].

Gallium nitride-based HEMTs operate effectively without doping due to their high carrier concentration, which minimizes dopant scattering and ensures a more uniform distribution of dopants. However, the significant concern with GaN-based HEMTs is the self-heating effect resulting from increased channel temperature. Continuous efforts are underway to reduce thermal resistance and mitigate this consequence in the expedient, particularly in nanodevices. GaN-based HEMTs are lethargy to utilizing different dielectric materials in order to solve the thermal resistance and self-heating consequence. The most preferred dielectric materials among them include silicon ( $\text{Si}$ ), silicon dioxide ( $\text{SiO}_2$ ), silicon carbide (6H-SiC), silicon nitride ( $\text{SiN}$ ), and high-k dielectric material like helium oxide ( $\text{HfO}_2$ ). Specifically, Silicon Carbide (6H-SiC) efficiently reduces leakage current in the device by forming a high-quality interface with GaN-HEMTs [12], [13].

The outline of the paper structure is as follows: The model of an intrinsic 5 nm regime gate HEMT is covered in detail in the second section. This includes mesh view, potential distribution and electric field analysis. Subsequently, the Results are shown in the third part along with performance comparisons of different materials. Lastly, the final section discusses the conclusion.

## 2. DEVICE STRUCTURE AND SIMULATION PARAMETERS

Figure 1 depicts the planned high electron mobility transistor (HEMT) operating within the 5 nm gate regime, featuring an undoped region referred to as U-HEMT. This innovative device incorporates high-k dielectric material, specifically hafnium oxide ( $\text{HfO}_2$ ), with dimensions restrained in millimicrons using the Silvaco TCAD ATLAS simulator [14], [15]. Noteworthy is the inclusion of an undoped region with  $\text{HfO}_2$ , setting it apart from conventional devices. The gate length is given as  $L_g=0.005 \mu\text{m}$ , and the work function of the metal gate is 4.87 eV. Other dimensions include gate-source spacing ( $L_{gs}=0.015 \mu\text{m}$ ), length ( $L_d=0.032 \mu\text{m}$ ), gate-drain spacing ( $L_{ds}=0.015 \mu\text{m}$ ), and undoped  $\text{HfO}_2$  region length ( $L_u=0.08 \mu\text{m}$ ). The undoped region beneath the gate effectively reduces the electric field within the channel region, leading to a significant increase in drain current [16]. Figure 2 illustrates the mesh view of the undoped HEMT, showcasing non-uniform grid spacing along both axes. Additionally, Figures 3 and 4 depict potential distributions and the electric field of the new structure, respectively. The device's speed and performance parameters are intricately tied to the gate length, with channel doping influencing drain current levels. Utilizing the Silvaco ATLAS Simulator, simulation of the undoped HEMT within the 5nm gate regime, employing  $\text{HfO}_2$  as the high-k dielectric material, is conducted to extract all pertinent electrical parameters. It is noteworthy that in this suggested configuration, silicon ( $\text{Si}$ ) replaced by silicon carbide (6H-SiC) of serves as the substrate [17], [18].

Using the ATLAS simulator, the direct current (DC) and radio frequency (RF) properties of the Undoped HEMT with  $\text{HfO}_2$  are investigated for several material combinations. A fixed gate length of  $0.005 \mu\text{m}$  is used [19], [20]. Table 1 displays the dimensions of the undoped HEMT device, with particular emphasis on the crucial parameter of Gate length (5 nm). The high-k, 5 nm regime gate HEMT employs diverse materials and simulation methods, as outlined in Tables 2 and 3.




Figure 1. Proposed structure




Figure 2. View of the planned structure in mesh




Figure 3. Electric field distribution of purported structure




Figure 4. Potential scattering of proposed structure

Table 1. Utilized parameters for the suggested structure

Parameter	Notation	Values
Device length	LD	0.036 $\mu\text{m}$
Channel length	$L_g$	0.006 $\mu\text{m}$
Gate space to source	$L_{gs}$	0.016 $\mu\text{m}$
Drain space to gate	$L_{gd}$	0.014 $\mu\text{m}$
Undoped region length	$L_s$	0.006 $\mu\text{m}$
Source length	$L_s$	0.006 $\mu\text{m}$
Drain length	$L_d$	0.004 $\mu\text{m}$
		work function= $4.82\text{eV}$

Table 2. Used processes for simulation of proposed device

Technique	Pattern	Description
Gummel		Used as solution technique
Newton trap		SHJ models and SIS models
Maxtrap		Method statement and trap is enabled
Gummel		Structural information is preserved after each iteration

Table 3. Models used for the simulation

Material model	Description
conmob	Concentration Dependent model
srh	carrier lifetimes model
auger	high current densities model

### 3. SIMULATION RESULTS AND DISCUSSION

When the gate voltage (VG) falls below the threshold voltage (Vt), minority carriers flow from the source and the off-state of the device is indicated, resulting in a subthreshold current [21]. Conversely, when the gate voltage (VG) surpasses the threshold voltage (Vt), the device transitions to the ON state, prompting the flow of drain current (Id) versus drain voltage (Vd) for various material combinations, as illustrated in Figure 5 [22], [23].

Figure 6 illustrates the drain current of the intrinsic area utilizing a 5 nm gate and high-k dielectric factual, specifically hafnium oxide (HfO<sub>2</sub>), within the HEMT, with the gate length fixed at 5 nm. It is noted that the leakage current (Ioff) remains constant [24], [25]. Notably, Figure 6 demonstrates that the AlGa<sub>x</sub>N/GaN/SiC combination yields a higher ON current compared to other material combinations [26].




Figure 5. Id vs Vd for different dielectric materials




Figure 6. Id vs Vgs for different dielectric materials

#### 3.1. Variation of drain current and drain conductance

Figure 7 illustrates the drain conductance ( $G_d$ ) across different drain voltages. It is evident that the AlGa<sub>x</sub>N/GaN/SiC combination exhibits enhanced drain conductance compared to other material combinations [27].

$$\text{Drain Conductance } (G_d) = \frac{\delta I_{ds}}{\delta V_{ds}}$$

**3.2. Variation of transconductance**

High transconductance is necessary to get the right amplifier gain; Figure 8 [28] shows how this varies with gate voltages ( $V_{gs}$ ).

$$Transconductance (G_m) = \frac{\delta I_{ds}}{\delta V_{gs}}$$

Figure 9 presents plotting the simulated drain voltage ( $V_d$ ) against on-resistance ( $R_{on}$ ). For all materials, it is found that the equivalent on-resistance reduces as drain conductance rises [29]. The electric field dissemination of the suggested intrinsic HEMT device using HfO2 beneath 5 nm regime gate is shown in Figure 10. It is evident that the electric field concentration in the undoped HEMT has been enhanced compared to conventional devices [30]. Table 4 lists the suggested HEMT's performance specifications. The data obtained clearly show that the AlGaIn/GaN/SiC HEMT performs better than the other two material HEMT constructions.




Figure 7.  $G_d$  vs  $V_{ds}$  for different dielectric materials




Figure 8. Drain conductance vs gate voltage for different materials




Figure 9.  $R_{on}$  vs  $V_{ds}$  for different dielectric materials




Figure 10. Electric field for different dielectric materials

Table 4. Performance metrics for obtained results

Parameter	AlGaIn/GaN/ SiC	AlGaAs/ GaAs/SiC	InGaAs/InP/SiC
Ion(A)	5.041	1.8	2.12
Ioff(A)	1.01	2.8	9.17
Ion/Ioff	4.19	0.59	.24
Gd(S)	6.18	4.51	4.01
Ron(ohms)	1.17	2.1	2.12
Vth(V)	0.8	0.36	0.6
Gm(S)	8.02	6.12	4.16

#### 4. CONCLUSION

Using the Silvaco TCAD ATLAS simulator, the research presents the design and simulation of an advanced high electron mobility transistor (HEMT) operating in the 5nm gate regime. This new HEMT structure has an undoped area below the gate and uses hafnium oxide (HfO<sub>2</sub>) as a high-k dielectric material. The substrate is silicon carbide (SiC) and the channel is AlGaIn. With HfO<sub>2</sub> serving as the high-k dielectric material below the gate, the GaN-based advanced HEMT exhibits a number of noteworthy performance improvements, such as higher on-current (Ion), a higher Ion/Ioff ratio, higher transconductance, lower ON resistance, and improved drain conductance. Consequently, the suggested HEMT device employing HfO<sub>2</sub> as the high-k dielectric material beneath the gate emerges as the preferred choice for high-power and high-frequency applications.

#### REFERENCES

- [1] S. Howldar, B. Balaji, and K. Srinivasa Rao, "Investigation and analysis of dual metal gate overlap on drain side tunneling field effect transistor with spacer in 10 nm node," *International Journal of Engineering*, vol. 37, no. 5, pp. 887–895, 2024, doi: 10.5829/ije.2024.37.05b.07.
- [2] M. C. Pedapudi and J. C. Dhar, "A novel high performance photodetection based on axial NiO/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> p-n junction heterostructure nanowires array," *Nanotechnology*, vol. 33, no. 25, Art. no. 255203, Jun. 2022, doi: 10.1088/1361-6528/ac5b54.
- [3] K. Manikanta and U. Nanda, "Optical performance of the double gate reverse T-shaped channel TFET in near visible light photodetector," *Transactions on Electrical and Electronic Materials*, vol. 25, no. 2, pp. 160–172, 2024, doi: 10.1007/s42341-023-00493-1.
- [4] S. Buttol, B. Balaji, and K. Srinivasa Rao, "Design and analysis of symmetrical dual gate tunnel field effect transistor with gate dielectric materials in 10nm technology," *International Journal of Engineering*, vol. 37, no. 4, pp. 588–595, 2024, doi: 10.5829/ije.2024.37.04A.02.
- [5] M. Tapajna, R. J. T. Simms, Y. Pei, U. K. Mishra, and M. Kuball, "Integrated optical and electrical analysis: identifying location and properties of traps in AlGaIn/GaN HEMTs during electrical stress," *IEEE Electron Device Letters*, vol. 31, no. 7, pp. 662–664, Jul. 2010, doi: 10.1109/led.2010.2047092.
- [6] S. Howldar, B. Balaji, and K. Srinivasa Rao, "Gate oxide thickness and drain current variation of dual gate tunnel field effect transistor," *International Journal of Engineering*, vol. 37, no. 3, pp. 520–528, 2024, doi: 10.5829/ije.2024.37.03c.09.
- [7] S. Howldar, B. Balaji, and K. Srinivasa Rao, "Design and analysis of hetero dielectric dual material gate underlap spacer tunnel field effect transistor," *International Journal of Engineering*, vol. 36, no. 12, pp. 2137–2144, 2023, doi: 10.5829/ije.2023.36.12c.01.
- [8] B. Liao, Q. Zhou, J. Qin, and H. Wang, "Simulation of AlGaIn/GaN HEMTs' breakdown voltage enhancement using gate field-plate, source field-plate and drain field plate," *Electronics*, vol. 8, no. 4, Apr. 2019, doi: 10.3390/electronics8040406.
- [9] P. Padmaja *et al.*, "Improved performance analysis and design of dual metal gate FinFET for low power digital applications," *International Journal of Engineering*, vol. 37, no. 6, pp. 1059–1066, 2024, doi: 10.5829/ije.2024.37.06c.02.
- [10] H.-T. Kwak *et al.*, "Operational improvement of AlGaIn/GaN high electron mobility transistor by an inner field-plate structure," *Applied Sciences*, vol. 8, no. 6, Jun. 2018, doi: 10.3390/app8060974.
- [11] M. C. Pedapudi and J. C. Dhar, "Design of non-volatile capacitive memory using axial type-II heterostructure nanowires of NiO/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," *Journal of Materials Science: Materials in Electronics*, vol. 35, no. 8, 2024, doi: 10.1007/s10854-024-12309-w.
- [12] K. Manikanta, U. Nanda, and C. K. Pandey, "Physics based model development of a double gate reverse T-shaped channel TFET including 1D and 2D band-to-band tunneling components," *Microelectronics Journal*, vol. 144, Art. no. 106100, Feb. 2024, doi: 10.1016/j.mejo.2024.106100.
- [13] M. Alomari *et al.*, "Diamond overgrown InAlN/GaN HEMT," *Diamond and Related Materials*, vol. 20, no. 4, pp. 604–608, Apr. 2011, doi: 10.1016/j.diamond.2011.01.006.
- [14] M. Cholines Pedapudi and J. C. Dhar, "High temperature annealing on vertical p-n junction p-NiO/n- $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanowire arrays for high performance UV photodetection," *Materials Science in Semiconductor Processing*, vol. 163, 2023, doi: 10.1016/j.mssp.2023.107592.
- [15] K. Kobayashi *et al.*, "Current collapse suppression in AlGaIn/GaN HEMTs by means of slant field plates fabricated by multi-layer SiC/N," *Solid-State Electronics*, vol. 101, pp. 63–69, 2014, doi: 10.1016/j.sse.2014.06.022.
- [16] Y. Dora, A. Chakraborty, L. Mccarthy, S. Keller, S. P. Denbaars, and U. K. Mishra, "High breakdown voltage achieved on AlGaIn/GaN HEMTs with integrated slant field plates," *IEEE Electron Device Letters*, vol. 27, no. 9, pp. 713–715, Sep. 2006, doi: 10.1109/led.2006.881020.
- [17] A. Berzoy, C. R. Lashway, H. Moradisizkoochi, and O. A. Mohammed, "Breakdown voltage improvement and analysis of GaN HEMTs through field plate inclusion and substrate removal," in *2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, Oct. 2017, pp. 138–142. doi: 10.1109/WiPDA.2017.8170536.
- [18] A. K. Singh, P. Chetri, M. C. Pedapudi, and J. C. Dhar, "Impact of Ag and Au metal contacts on WO<sub>3</sub> nanowires for high performance photodetection," *IEEE Photonics Technology Letters*, vol. 34, no. 23, pp. 1285–1288, Dec. 2022, doi: 10.1109/LPT.2022.3213020.

- [19] C. Campbell *et al.*, "A wideband power amplifier MMIC Utilizing GaN on SiC HEMT technology," *IEEE Journal of Solid-State Circuits*, vol. 44, no. 10, pp. 2640–2647, Oct. 2009, doi: 10.1109/JSSC.2009.2026824.
- [20] E. Radhamma *et al.*, "Performance analysis of high-K dielectric heterojunction high electron mobility transistor for RF applications," *International Journal of Engineering Transactions C: Aspects*, vol. 36, no. 9, pp. 1652–1658, 2023, doi: 10.5829/ije.2023.36.09c.09.
- [21] P. Y. Bokov, T. Brazzini, M. F. Romero, F. Calle, M. Feneberg, and R. Goldhahn, "Electroreflectance characterization of AlInGaN/GaN high-electron mobility heterostructures," *Semiconductor Science and Technology*, vol. 30, no. 8, Aug. 2015, doi: 10.1088/0268-1242/30/8/085014.
- [22] S. Howldar, B. Balaji, and K. Srinivasa Rao, "Design and qualitative analysis of hetero dielectric tunnel field effect transistor device," *International Journal of Engineering*, vol. 36, no. 6, pp. 1129–1135, 2023, doi: 10.5829/IJE.2023.36.06C.11.
- [23] S. L. Zhao *et al.*, "Analysis of the breakdown characterization method in GaN-based HEMTs," *IEEE Transactions on Power Electronics*, vol. 31, no. 2, pp. 1517–1527, Feb. 2016, doi: 10.1109/tpe.2015.2416773.
- [24] J. Guo *et al.*, "MBE-regrown Ohmics in InAlN HEMTs with a regrowth interface resistance of 0.05  $\Omega\text{mm}$ ," *IEEE Electron Device Letters*, vol. 33, no. 4, pp. 525–527, Apr. 2012, doi: 10.1109/led.2012.2186116.
- [25] R. Aubry *et al.*, "ICP-CVD SiN passivation for high-power RF InAlGaIn/GaN/SiC HEMT," *IEEE Electron Device Letters*, vol. 37, no. 5, pp. 629–632, May 2016, doi: 10.1109/LED.2016.2540164.
- [26] S. Kalita, B. Awadhiya, and P. Changmai, "Performance analysis of gallium nitride-based DH-HEMT with polarization-graded AlGaIn back-barrier layer," *Applied Physics B*, vol. 129, no. 6, p. 98, Jun. 2023, doi: 10.1007/s00340-023-08042-7.
- [27] M. C. Pedapudi and J. C. Dhar, "Improved UV photodetection based on  $\beta\text{-Ga}_2\text{O}_3\text{-NiO}$  1D-1D heterostructure arrays," *IEEE Sensors Letters*, vol. 6, no. 12, pp. 1–4, Dec. 2022, doi: 10.1109/LSENS.2022.3225724.
- [28] S. Buttol and B. Balaji, "Design and performance analysis of gate overlap dual material tunnel field effect transistor," *International Journal of Engineering*, vol. 37, no. 9, pp. 1773–1779, 2024, doi: 10.5829/IJE.2024.37.09C.07.
- [29] M. C. Pedapudi and J. C. Dhar, "Ultrasensitive p-n junction UV-C photodetector based on p-Si/ $\beta\text{-Ga}_2\text{O}_3$  nanowire arrays," *Sensors and Actuators A: Physical*, vol. 344, Art. no. 113673, Sep. 2022, doi: 10.1016/j.sna.2022.113673.
- [30] A. Goel, S. Rewari, S. Verma, S. S. Deswal, and R. S. Gupta, "Dielectric modulated junctionless biotube FET (DM-JL-BT-FET) bio-sensor," *IEEE Sensors Journal*, vol. 21, no. 15, pp. 16731–16743, Aug. 2021, doi: 10.1109/jsen.2021.3077540.

## BIOGRAPHIES OF AUTHORS



**Devireddy Sreenivasa Rao**    is presently working as associate professor in the Department of ECE, KoneruLakshmaiah Education Foundation, Guntur, India. He completed his Ph.D. from KoneruLakshmaiah Education Foundation (2021). He obtained M.Tech. from Acharya Nagarjuna University (2010) and B. Tech from Jawaharlal Nehru Technological University, Hyderabad (JNTUH) in 2007. His research interest includes reconfigurable antennas and wireless communications. He can be contacted at email: sreenu.98@gmail.com.



**Malluri Sirisha**    pursuing her Ph.D. from KL University, Andhra Pradesh, focusing MIMO antennas and image processing. She is currently working as assistant professor Department of ECE, PSCMR College of Engineering and Technology, Vijayawada. She obtained her M.Tech. from V.R. Siddardha College, B.Tech., from Vignan University. Her areas of interest include design and analysis of orthogonal element placed MIMO antenna for flexible and conformal based communication applications. She has 11 years of teaching experience. She also published papers in various reputed journals and international conferences. She can be contacted at email: malluri.sirisha@gmail.com.



**Deepthi Tumkur Srinivas Murthy**    completed her Ph.D. from VTU, Karnataka, focusing on signal processing. She is currently working as an associate professor in the school of ECE, REVA University, Bengaluru. She obtained her M.Tech. from VTU. Her areas of interest include image processing, VLSI. She has 17 years of teaching experience. She has published papers in various reputed journals and international conferences. She can be contacted at email: deepthiresearch1983@gmail.com.



**Nayana Dunthur Krishne Gowda**    completed her Ph.D from Jain University, Bengaluru, focusing on reversible logic in building communication system. She is currently working as professor, in School of Electronics and Communication Engineering, REVA University, Bangalore, India. She obtained her master of technology degree in digital electronics and advanced communication from NITK, Surathkal, Karnataka, India in 1998. She obtained her bachelor degree in electronics and communication engineering from Mysore University, Karnataka, India in 1994. Her research interest includes VLSI design, digital electronics and signal processing. She also published papers in various reputed journals and international conferences. She can be contacted at email: nayanadk08@gmail.com.



**Bukya Balaji**    completed his B.Tech from JNTUH in 2003, M.Tech in VLSI Systems from JNTUK in 2009 and Ph.D. from OPJS University in 2017. He is currently working as associate professor in KL University, Vijayawada, AP, India. He was awarded two Ph.D's under his supervision from KL University, Vijayawada, and he received AICTE ATAL FDP grant in 2021 and SERB FDP Grant in 2022 from Government of India. He has published more than 55 papers in reputed SCI journals and 8 conference papers in the field of nano scale devices. He can be contacted at email: vahividi@gmail.com.



**Padakanti Kiran Kumar**    was born in Telangana, India. He earned his B.Tech from JNTUH, M.Tech from KU, and Ph.D from Koneru Lakshmaiah Education Foundation (Deemed to be University). He currently serves as an assistant professor in the Department of Electronics and Communication Engineering at Balaji Institute of Technology and Science, Warangal, Telangana, India. His research interests include FINFET, VLSI circuits, among others. He can be contacted at email: kiranpadakanti0430@gmail.com.