

Design of carbon nanotube field effect transistor (CNTFET) small signal model

Soheli Farhana

Malaysian Institute of Information Technology, University of Kuala Lumpur, Malaysia

Article Info

Article history:

Received Mar 20, 2019

Revised Aug 27, 2019

Accepted Sep 5, 2019

Keywords:

CNTFET

Spice model

Y-parameter

ABSTRACT

The progress of Carbon Nanotube Field Effect Transistor (CNTFET) devices has facilitated the trimness of mobile phones, computers and all other electronic devices. CNTFET devices contribute to model these electronics instruments that require designing the devices. This research consists of the design and verification of the CNTFET device's small signal model. Scattering parameters (S-parameters) is extracted from the CNTFET model to construct equivalent small model circuit. Current sources, capacitors and resistors are involved to evaluate this equivalent circuit. S-parameters and small signal models are elaborated to analyze using a technique to form the small signal equivalent circuit model. In this design modeling process, at first intrinsic device's Y-parameters are determined. After that series of impedances are calculated. At last, Y-parameters model are transformed to add parasitic capacitances. The analysis result shows the acquiring high frequency performances are obtained from this equivalent circuit.

*Copyright © 2020 Institute of Advanced Engineering and Science.
All rights reserved.*

Corresponding Author:

Soheli Farhana,
Malaysian Institute of Information Technology,
University of Kuala Lumpur,
1016 Jalan Sultan Ismail, 50250 Kuala Lumpur, Malaysia.
Email: farhanas@ieee.org

1. INTRODUCTION

Carbon Nanotube Field Effect Transistor (CNTFET) attracted the attention of many scientists due to its excellent electrical properties. It offers a combination of high mobility, high cutoff frequency, large current density, small size, and ballistic transport. Last four decades, the electronics device industries are occupied by silicon-based devices. Silicon-based device performance and scaling are the key point to survive them in the industries [1]. But researchers are found the scaling limitation of the silicon-based devices.

Many researchers use silicon germanium (SiGe) and CMOS technologies but the production cost is high as the surface of silicon is important due to the large number of transistor used. The development of MOS transistor has always followed the Moore's law to the use of short channel. Therefore, the physical limit of this continuous scaling is achieved, and it is necessary to search for new materials that can increase the performance of the transistors. Carbon Nanotubes (CNTs) are currently considered as promising materials of a future nano-electronics technology. CNTFETs are using CNT as channel are able to overcome the silicon-base device's limitation [2]. With the various radius of CNT contains hexagonal structure of carbon mesh. Depends on the excellent electronics structure and nanometer size of CNT, it is able to become a market potential by replacing with the silicon.

Though researchers are in early stage of CNTFET development, few of them are able to model the SPICE design, Verilog circuits [3-4]. Current transforming phenomena in CNTFET's are exhibited excellent performance due to their ON-OFF ratio characteristics. It is possible to achieve higher density of current of similar dimension by performing parallel arrangement of CNTs [5, 6]. Some researchers are developed semiconducting CNTFET and metallic nanotubes as interconnects [7].

In this paper we present a simulation study of small signal model of CNTFET which act as a current amplifier that this amplifier changes an input current to a larger output current at 6.9 THz with the low input and high output impedance is generated using CNTFET technology. C language can be used for model implementation in SPICE software for the further action. For this purpose, the CNTFET model is presented first current amplifier. We adopt a CNTFET geometry using an array of parallel nanotubes as a transistor channel in order to reduce the parasitic capacitances and to improve the high frequency performance.

2. PHYSICS OF BALLISTIC CNTFETS

CNTFET's ballistic assumption can be made by considering three conditions. Firstly, scattering carrier in the channel are propagating to the drain and then back to the gate without scattering. Carrier transport becomes ballistic in this situation [8]. The drain current is proportional with CNT diameter and calculated from channel length. Secondly, four capacitors are jointly recognized as CNT. Such as, gate capacitor (C_G), source capacitor (C_S), drain capacitor (C_D) and quantum capacitor (C_Q). The highest limit would be determined by C_Q because of the higher value of C_G than the others three capacitors [4-9]. Finally, C_Q controls the CNTFET operation. If C_G greater than C_Q then V_D increases, and channel charge decreases. Similarly, if C_G less than C_Q then channel charge become independent [10].

Three different structures of CNT insulator with gate are elaborated in Figure 1 and Figure 1(c) consists of the number of CNT insulator of gate which has pitch(S) in between two of them. Gate insulator is most significant due to the Current flow was prevented by the electrostatic potential barrier in the source and drain region. According to the Figure 1 (b) and (c), Gate capacitor become,

$$C_G = \frac{2\pi\epsilon_0\epsilon_r L}{\ln[2(t_{ins} + r)/r]} \quad (1)$$

Where, r: Nanotube radius, L: Gate length, ϵ_r : Dielectric constant and t_{ins} : Oxide thickness. C_G becomes in the planar gate,

$$C_G = \frac{2\pi\epsilon_0\epsilon_r L}{\cosh^{-1}(t_{ins}/r)} \quad (2)$$




Figure 1. Different structural capacitors: (a) single CNT capacitor; (b) coaxial gated CNT capacitors; (c) array of CNT capacitors

Figure 2 shows a 3D view of CNFET device structure that is used for the modeling in SPICE CNTFET model. It contains of Gate, Drain and Source with array of CNTs capacitors. The CNTs are embedded by gate dielectric and connected to the source and drain metals is placed on the thick oxide layers similar structure to CMOS CNT as the channel. In this paper, the proposed design of the CNTFET model configurations based on single walled carbon nanotubes (SWNTs). The periodic boundary conditions impose restrictions on available states [11-18] that depending on radius in an energy discrete set from subband structure as shown in Figure 3. An analytical calculation is assumed to illustrate the the subband's energy of semiconducting CNTs [19-29].




Figure 2. CNTFET 3D view of CNTFEDT model illustration




Figure 3. Single walled carbon nanotube sub-band structure

3. SMALL SIGNAL MODELS FOR CNTFETS

This section describes how the small signal model circuit is designed and analyzed as shown in Figure 4. Parasitic elements of this model CNTFET circuits are excluded. The intrinsic circuit of CNTFET includes inter electrode capacitance C_{dg} between the Drain and Gate, Gate-Source capacitance C_{gs} , inter electrode capacitance between the Drain and Source C_{ds} , and gain parameter associated with the voltage controlled current source g_m . Y-parameters is presented as the equivalent circuit elements. Figure 4 shows the Y-parameter representation with 3 terminals. Y12 and Y21 represent voltage controlled current sources and Y11 and Y22 represent shunt admittances.

Figure 4 also shows the CNTFET's interconnected small signal model. Due to short circuit of substrate to source, these are excluded in the small signal model. Therefore, substrate to source resistance is ignored. The entire component of the small signal model makes it scalable to fit in different dimensional device. The effective channel resistance is represented by gate resistance (R_g). In this model, R_{subd} represents the bulk resistance and C_{jd} represents the bulk capacitance.




Figure 4. CNTFET small signal model

3.1. Methodology

The model consists of four capacitances C_{ds} , C_{dg} , C_{gd} , C_{gs} and three terminals source, drain and gate. Figure 3 shows the connectivity and elaboration of all the capacitors. Following analytical calculations are elucidated using drain current I_d , gate current I_g and the charges,

$$C_{gs} = \frac{\Delta Q_g}{\Delta V_{gs}}, C_{gd} = \frac{\Delta Q_g}{\Delta V_{gd}} \quad (3)$$

$$C_{dg} = \frac{\Delta Q_d}{\Delta V_{dg}}, C_{ds} = \frac{\Delta Q_d}{\Delta V_{ds}} \quad (4)$$

$$\begin{aligned} i_g &= \frac{dQ_g}{dt} = \frac{fQ_g}{fV_{gs}} \frac{dV_{gs}}{dt} + \frac{fQ_g}{fV_{gd}} \frac{dV_{gd}}{dt} \\ &= C_{gs} \frac{dV_{gs}}{dt} + C_{gd} \frac{dV_{gd}}{dt} \end{aligned} \quad (5)$$

$$\begin{aligned} i_d &= \frac{dQ_d}{dt} = \frac{fQ_d}{fV_{dg}} \frac{dV_{dg}}{dt} + \frac{fQ_d}{fV_{ds}} \frac{dV_{ds}}{dt} \\ &= C_{dg} \frac{dV_{dg}}{dt} + C_{ds} \frac{dV_{ds}}{dt} \end{aligned} \quad (6)$$

In (3) and (4), due to not equal of the capacitances C_{gd} and C_{dg} , they are expressed separately. To construct small signal mode, these capacitors are required to complete the circuit. Figure 4 shows the equivalent small signal model for CNTFET that can be charged by nonreciprocal capacitances [10]. By using linear regression method Y-parameter can be solved from the S-parameter measuring value. According to the Figure 3, Y-parameter can be elaborated in the following equations,

$$Y_{11} = \frac{\omega^2(C_{gs} + C_{gd})^2 R_g + j\omega(C_{gs} + C_{gd})}{1 + \omega^2(C_{gs} + C_{gd})^2 R_g^2} \quad (7)$$

$$Y_{12} = \frac{-\omega^2 C_{gd}(C_{gs} + C_{gd})^2 R_g - j\omega C_{gd}}{1 + \omega^2(C_{gs} + C_{gd})^2 R_g^2} \quad (8)$$

$$Y_{21} = \frac{g_m - \omega^2 C_{dg}(C_{gs} + C_{dg})^2 R_g - j\omega C_{dg} - j\omega g_m R_g (C_{gs} + C_{dg})}{1 + \omega^2(C_{gs} + C_{dg})^2 R_g^2} \quad (9)$$

$$Y_{22} = g_m + \frac{\omega^2 C_{jd} R_{subd} + j\omega C_{jd}}{1 + \omega^2 C_{jd}^2 R_{subd}^2} + j\omega C_{ds} + \frac{\omega^2 C_{dg}^2 R_g + j\omega C_{dg} + j\omega^2 R_g^2 C_{gs} C_{ds} (C_{gs} + C_{dg})}{1 + \omega^2(C_{gs} + C_{dg})^2 R_g^2} \quad (10)$$

$\omega^2(C_{gs} + C_{gd})^2 R_g^2 \ll 1$ Provides the operation frequency up to 6.9THz. In line with this assumption, Y-parameter can be extended to the following equations,

$$Y_{11} \cup \omega^2(C_{gs} + C_{gd})^2 R_g + j\omega(C_{gs} + C_{gd}) \quad (11)$$

$$Y_{12} \cup -\omega^2 C_{gd}(C_{gs} + C_{gd})R_g - j\omega C_{gd} \quad (12)$$

$$Y_{21} \cup g_m - \omega^2 C_{dg}(C_{gs} + C_{dg})^2 R_g - j\omega C_{dg} - j\omega g_m R_g (C_{gs} + C_{dg}) \quad (13)$$

$$Y_{22} \cup g_{ds} + \frac{\omega^2 C_{jd}^2 R_{subd}}{1 + \omega^2 C_{jd}^2 R_{subd}} + \omega^2 C_{dg}^2 R_g + \frac{j\omega C_{jd}}{1 + \omega^2 C_{jd}^2 R_{subd}} + j\omega C_{ds} + j\omega C_{dg} \quad (14)$$

$g_m, g_{ds}, R_g, C_{gd}, C_{dg}, C_{gs}$ parameters are calculated from the following equations,

$$C_{gd} = -Im[Y_{12}]/\omega \quad (15)$$

$$R_g = Re[Y_{11}]/(Im[Y_{11}])^2 \quad (16)$$

$$C_{gs} = Im[Y_{11}]/\omega - C_{gd} \quad (17)$$

$$g_m = Re[Y_{21}]|_{\omega^2=0} \quad (18)$$

$$C_{dg} = \frac{-Im[Y_{21}]/\omega - g_m R_g C_{gs}}{1 + g_m R_g} \quad (19)$$

$$g_{ds} = Re[Y_{22}]|_{\omega^2=0} \quad (20)$$

$\omega^2/[Re[Y_{22}] - g_{ds} - \omega^2 C_{dg}^2 R_g^2]$ vs. ω^2 use to achieve C_{jd} and R_{subd} by the following equation.

$$\frac{\omega^2}{Re[Y_{22}] - g_{ds} - \omega^2 C_{dg}^2 R_g^2} = \omega^2 R_{subd} + \frac{1}{C_{jd}^2 R_{subd}} \quad (21)$$

$\omega^2/[Re[Y_{22}] - g_{ds} - \omega^2 C_{dg}^2 R_g^2]$ Helps to get R_{subd} from the ω^2 function.

$$C_{jd} = \frac{1}{\sqrt{\frac{\omega^2 R_{subd}}{Re[Y_{22}] - g_{ds} - \omega^2 C_{dg}^2 R_g^2} - \omega^2 R_{subd}^2}} \quad (22)$$

The (19) refer the calculation of C_{ds} ,

$$C_{ds} = Im[Y_{22}]/\omega - C_{dg} - \frac{C_{jd}}{1 + \omega^2 C_{jd}^2 R_{subd}^2} \quad (23)$$

4. RESULTS

The Charge preservation parameters capacitances are examined from the (15) to (23). From the above analytical analysis, a set of simulation is done to verify the small signal model. In order to observe the performance of the CNTFET model parameters, simulation has been done for gain, gate impedance, intrinsic capacitance, transconductance, and bulk admittance with the variation of frequency. Figure 5 shows the gain versus frequency of the CNTFET small signal model. The unity gain frequency is reached at 6.9THz and the magnitude of current gain goes to 45dB. Figure 6 shows the gate impedance graph. A comparison is realized from Figure 7 in between C_{gs} and C_{ds} . Finally, tranconductance and bulk admittance is plot in Figure 8.




Figure 5. Output current gain of the CNTFET at 6.9 THz frequency




Figure 6. CNTFET Gate Impedance at high frequency




Figure 7. CNTFET's intrinsic capacitance C_{gs} , C_{ds} current at 6.9 THz frequency




Figure 8. The transconductance (g_m) of the CNTFET small signal model

5. CONCLUSION

This paper elucidated a brief analysis of the proposed design of CNTFET small signal model. The design consists of proper illustration of the small signal method and demonstrated the performances by simulating small-signal parameters for CNTFET with respect to the gain of 45dB. The intrinsic capacitance is 14aF, transconductance is 1.8mS is used in this analysis. Furthermore, this technique has introduced the capacitance to evaluate the charge preservation capacitance at the frequency of 6.9THz.

REFERENCES

- [1] G. E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, no. 8, pp. 114–117, Apr. 1965.
- [2] P. Avouris, M. Radosavljević, and S. J. Wind, "Carbon nanotube electronics and optoelectronics," in *Applied Physics of Carbon Nanotubes*. Germany/Heidelberg, Germany: Springer-Verlag, 2005.
- [3] M. Fedawy, W. Fikry, A. Alhenawy and H. Hassan, "IV characteristics model for ballistic Single Wall Carbon Nanotube Field Effect Transistors (SW-CNTFET)," In *Electronics Design, Systems and Applications (ICEDSA), 2012 IEEE International Conference on, IEEE*, pp. 10-13, Nov. 2012.
- [4] S. Das, S. Bhattacharya, and D. Das, "Design of digital logic circuits using carbon nanotube field effect transistors," *International Journal of Soft Computing and Engineering*, vol. 1, no. 6, pp. 173-178, 2011.
- [5] Y.-M. Lin, J. Appenzeller, Z. Chen, Z.-G. Chen, H.-M. Cheng, and P. Avouris, "High performance dual-gate carbon nanotube FETs with 40-nm gate length," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 823–825, Nov. 2005.
- [6] G. Zhang, X. Wang, X. Li, Y. Lu, A. Javey, and H. Dai, "Carbon nanotubes: From growth, placement and assembly control to 60 mV/decade and sub-60 mV/decade tunnel transistors," in *IEDM Tech. Dig.*, pp. 1–4, 2006.
- [7] G. F. Close and H.-S. P. Wong, "Fabrication and characterization of carbon nanotube interconnects," in *IEDM Tech. Dig.*, pp. 203–206, 2007.
- [8] K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor," *Appl. Phys.*, vol. 76, pp. 4879, 1994.
- [9] A. Rahman, *et al.*, "Theory of Ballistic Nano-transistors," *IEEE Trans. on Electron Devices*, vol. 50, no. 9, pp. 1853-1864, 2003.
- [10] J. Guo, S. Datta, M. Lundstrom, "Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors," *IEDM*, pp. 711-715, 2002.
- [11] S. Farhana, A. Z. Alam, S. M. A. Motakabber, and S. Khan, "Analysis of CNT electronics structure to design CNTFET," In *Nanoelectronics Conference (INEC), 2013 IEEE 5th International*, IEEE, pp. 329-332, Jan. 2013.
- [12] S. Farhana, Z. Alam, S. Motakabber, and S. Khan. "Design and Development of a Simulator for Modelling Carbon Nanotube," In *IOP Conference Series: Materials Science and Engineering*, vol. 53, no. 1, pp. 012049, 2013.
- [13] S. Farhana, A. H. M. Alam, Sheroz Khan, and S. M. A. Motakabber. "Modeling of optimum chiral carbon nanotube using DFT," *13th IEEE Conference on Nanotechnology (IEEE-NANO)*, pp. 853-857, 2013.
- [14] S. Farhana, and A. H. M. Alam, "Environmental Friendly Device: Modeling of Carbon Nanotube with Optimum Chirality," *Australian Journal of Basic & Applied Sciences*, vol. 7, no. 8, 2013.
- [15] S. Farhana, A. H. M. Zahirul Alam, Sheroz Khan, and S. M. A. Motakabber, "Modeling of small band-gap CNT for designing of faster switching CNTFET," In *Business Engineering and Industrial Applications Colloquium (BEIAC), 2013 IEEE*, pp. 589-592, 2013.
- [16] S. Farhana, A. H. M. Alam, and Sheroz Khan, "High frequency small signal modeling of CNTFET," *IEEE Regional Symposium on Micro and Nanoelectronics (RSM)*, pp. 364-367, 2013.
- [17] S. Farhana, and AHM Zahirul Alam, "Modeling of a Carbon Nanotube Sensing Device," *Middle-East Journal of Scientific Research*, vol. 17, no. 10, pp. 1475-1478, 2013.
- [18] S. Farhana, A. H. M. Alam, Sheroz Khan, and S. M. A. Motakabber, "Investigation on carbon nanotube electronics structure," *Pensee*, vol. 75, no. 11, pp. 123-129, 2013.
- [19] P. Avouris, M. Freitag, V. Perebeinos, "Carbon-nanotube photonics and optoelectronics," *Nature photonics*, vol. 2, no. 6, pp. 341, 2008.
- [20] X. Cui, M. Freitag, R. Martel, L. Brus, P. Avouris, "Controlling energy-level alignments at carbon nanotube/Au contacts," *Nano Letters*, vol. 3, no. 6, pp. 783-7, Jun. 2003.
- [21] S. Datta, M. Radosavljevic, B. Doyle, J. Kavalieros, J. Brask, A. Majumdar, R.S.Chau, "inventors; Intel Corp, assignee," Carbon nanotube energy well (CNEW) field effect transistor, United States patent US 7,170,120, Jan. 2007.
- [22] M.M. Shulaker, G. Hills, N. Patil, H. Wei, H.Y. Chen, H.S. Wong, and S. Mitra, "Carbon nanotube computer," *Nature*, vol. 501, no. 7468, pp. 526-530, Sep. 2013.
- [23] E. Pop, "Energy dissipation and transport in nanoscale devices," *Nano Research*, vol. 3, no. 3, pp. 147-69, 2010.
- [24] G.J. Brady, A.J. Way, N.S. Safron, H.T. Evensen, P. Gopalan, M.S. Arnold, "Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs," *Science advances*, vol. 2, no. 9, Sep. 2016.
- [25] A. Todri-Sanial, R. Ramos, H. Okuno, J. Dijon, A. Dhavamani, M. Widlicenus, K. Lilienthal, B. Uhlrig, T. Sadi, V. Georgiev, A. Asenov, "A survey of carbon nanotube interconnects for energy efficient integrated circuits," *IEEE Circuits and Systems Magazine*, vol. 17, no. 2, pp. 47-62, May 2017.
- [26] F. Yang, X. Wang, J. Si, X. Zhao, K. Qi, C. Jin, Z. Zhang, M. Li, D. Zhang, J. Yang, Z. Zhang. "Water-assisted preparation of high-purity semiconducting (14, 4) carbon nanotubes," *ACS nano*, vol. 11, no. 1, pp. 186-93, 2016.

- [27] L. Aspitarte, D. McCulley, A. Bertoni, J. Island, M. Ostermann, M. Rontani, G. Steele, and E. Minot, "Giant modulation of the electronic band gap of carbon nanotubes by dielectric screening," *Scientific reports*, vol. 7, no. 1, pp. 8828, Aug. 2017.
- [28] F. Sharifi, M. Moaiyeri, K. Navi, N. Bagherzadeh, "Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach," *Microelectronics Journal*, vol. 46, pp. 12, pp. 1333-42, Dec. 2015.
- [29] Graf A, Tropf L, Zakharko Y, Zaumseil J, Gather MC, "Near-infrared exciton-polaritons in strongly coupled single-walled carbon nanotube microcavities," *Nature communications*, vol. 7, pp. 13078, Oct. 2016.

BIOGRAPHY OF AUTHOR



Dr. Soheli Farhana joined University of Kuala Lumpur, Malaysia in December 2018. She received her PhD in Electrical Engineering from the International Islamic University Malaysia in 2016. Dr. Farhana was the Visiting Scholar at MIT, MA, USA in 2017. Dr. Farhana's research focuses on the Carbon Nanotube Field Effect Transistor and Nano-biosensor. Dr. Farhana received the IIUM Faculty of Engineering Best doctoral dissertation award at 32nd IIUM Convocation in 2016, IIUM president award, Gold medal from international research exhibition, IIUM post-doctoral fellowship in 2016 and the best paper award at the engineering congress at imperial college, United Kingdom. She was also the recipient of the Professional of the Year Award from Worldwide Who's Who in 2018.