

Full on-chip low dropout voltage regulator with an enhanced transient response for low power systems

Hatim Ameziane, Kamal Zared, Hicham Akhamal, Hassan Qjidaa
CED-ST, LESSI, Faculty of Sciences, Sidi Mohamed Ben Abdellah University, Morocco

Article Info

Article history:

Received Jan 20, 2019

Revised Jun 7, 2019

Accepted Jun 25, 2019

Keywords:

Embedded systems.

Fast detector amplifier (fda)

Full on-chip low dropout regulator (LDO)

Low power

Settling time

System on chip (SoC)

ABSTRACT

A full on chip low dropout voltage regulator (LDO) with fast transient response and small capacitor compensation circuit is proposed. The novel technique is implemented to detect the variation voltage at the output of LDO and enable the proposed fast detector amplifier (FDA) to improve load transient response of 50mA load step. The large external capacitor used in Conventional LDO Regulators is removed allowing for greater power system integration for system-on-chip (SoC) applications. The 1.6-V Full On-Chip LDO voltage regulator with a power supply of 1.8 V was designed and simulated in the 0.18 μ m CMOS technology, consuming only 14 μ A of ground current with a fast settling-time LNR(Line Regulation) and LOR(Load regulation) of 928ns and 883ns respectively while the rise and fall times in LNR and LOR is 500ns.

Copyright © 2019 Institute of Advanced Engineering and Science.
All rights reserved.

Corresponding Author:

Hatim Ameziane,

Physics department CED-ST, LESSI, Faculty of Sciences Dhar El Mehraz,

Sidi Mohamed Ben Abdellah University,

BP 1796, 30003 Fez, Morocco.

Email: hatim.ameziane@usmba.ac.ma

1. INTRODUCTION

In the past few decades, the low dropout voltage regulator (LDO) has been generally needed in System on Chip (SoC) devices. This LDO involves providing accurate features such as fast transient response and low quiescent current. These challenges involve an increasing demand for higher levels of integration on the chip. Using multiple local on-chip voltage regulators is an advantageous method in the SoC development [1, 2]. Especially, where the reduction of power consumption is required, the latest generation of LDOs offers the optimal solution for powering circuitry in many of the embedded system applications. In fact, they can deliver accurate and regulated supply voltages for noise-sensitive analog blocks [3, 4]. These advantages make LDOs extensively required in power management of the embedded systems between the switching power converters (SWPC) and the other- analog circuitries to eventually increase the battery lifetime.

In [4], an additional feedback path guarantees the stability at the expense of the quiescent current of 65 μ A. In conventional LDOs [5-7], adding a large output capacitor (up to 4.7 μ F) is necessary to locate the dominant pole at low frequencies so that achieves good frequency compensation. The large output capacitor occupies a large chip-area. In order to design a full on-chip LDO regulator, the number of compensating capacitors must be reduced [7]. Several LDO regulators suitable for on-chip integration have recently been designed [8–19]. However, existing solutions only partially address previously mentioned issues.

The compensation technique of the damping factor in [9] offers a high power supply rejection ratio (PSRR) (-30 dB at 1 MHz), but the regulator is not stable at a low load current. In [10], a symmetric single

ended-cascade-compensation technique is applied to stabilize the regulator over the full range of transient load current, thereby removing any additional circuitry [4] at the price of large active area occupations by the MOSFET capacitors integrated on the system. To achieve a full on-chip LDO in [8, 12, 14], the technique of nested Miller compensation (NMC) is used in [8], to reduce the required Miller capacitance and control the damping frequency simultaneously. The full on-chip LDO architecture scheme with adaptive frequency compensation in [12], which guarantees stability over the full range of transient and alternating load current, at the expense of gain and system rapidity.

In [20], a push-pull error amplifier was used to inject more current to quickly charge and discharge the power transistor gate capacitors during load transient variations as well as to generate a considerable current into the load but only at the condition if a large input voltage is applied, in addition the stability of the LDO goes down at low load conditions causing output voltage variations. In [21], the subthreshold slew-rate enhancement technique (SSE) was proposed, in which all transistors of BIAS work in the subthreshold region. An important enhancement response time is improved at the cost of a large area, which is unsuitable for SoC solutions. In [22] a Slew-rate Enhancement (SRE) circuit was proposed, with a bandwidth less than 50 hertz under full voltage swing, which is not recommended for high frequency system.

In this paper, a Full on-chip LDO for low power embedded systems is proposed. The key features are to guarantee the system stability and eliminate the need of any large passive devices and any off-chip capacitor which is not recommended in the SoC designs as the case presented in [5-7] and [23] shows. The solution presented in this work pursues the same objective presented in [20-22], which is enhancing the response time with a fast settling-time without deteriorating the gain bandwidth to address the mentioned issue in [20-22]. By using a simple fast detector amplifier and small on-chip compensation capacitors, the proposed circuit achieved a low quiescent current and minimum under/over-shoots over the full range of transient load current, therefore, making it suitable for low power applications and presenting a solution of the problems shown in [4, 8], while guaranteeing stability under all operating conditions. Moreover, an optimized on-chip active area is achieved due to the low number of poles and zeros. The circuit implementation of the proposed LDO is organized as follows:

2. PROPOSED LDO STRUCTURE

The circuit implementation of the proposed LDO is shown in Figure 1, M1-M17, Mb1-Mb2 and R1-R2 form the source driven current operational error amplifier (EA). M18-M21, R3-R5 and C_f form the proposed Fast Detector Amplifier, The symmetrical operational amplifier, M22-M29 and Mb3 form the voltage buffer stage, it serves technically to isolate the loading effects as well as the input which is the gate of the transistor M26 from the output which is the feedback network adjustment so that provide an amount of current to the current operational EA [24]. PT is the Power Transistor PMOSFET forming the output stage. The class-AB push-pull EA scheme should offer low power dissipation, and its bias current should be as low as possible, in order to drive the PT gate and to achieve a good corrective feedback action [20].




Figure 1. Circuit implementation of the proposed LDO

2.1. Proposed fast detector amplifier (FDA)

To enhance the transient response, a novel technique is implemented in this proposed structure as shown in Figure 2. The M21 transistor is used to transmit the output voltage variation due to the variation of the load current to activate the Fast Detector Amplifier block (FDA). The control signal through M21 is converted to current and amplified by the current mirror M19-M20 that allows more current direct to the load through the C_f capacitor afterwards.




Figure 2. Schematic of the fast detector amplifier (FDA)

When the load demands more current and the EA is incapable to correctly drive the gate of the power transistor to provide the load current demanded, the capacitor C_f functions as a current provider path to the load that assists the regulation system to recover the nominal value of output voltage with a very short settling time as detailed in Figure 2. Where, I_{load} , V_{out} , I_f , V_{out_under} and V_{out_over} are respectively the load current, the nominal output voltage, the current injected by the FDA, the output voltage when I_{load} steps from low to high load current and the output voltage when I_{load} steps from high to low load current.

The variation of the output voltage activates the fast detector amplifier. In the case of a drop of output voltage, an amount of current is injected to the load through C_f capacitor. In the case of overload, the sense of current through C_f will be changed and tied to the LDO ground across the network resistors. This variation is given by:

$$\Delta V_{Cf} = \Delta(V_{out} - V_{D20}) = \frac{1 - g_{m18}g_{m20}r_{18}r_{20}\beta}{1 - Sr_{20}C_f} \Delta V_{out} \quad (1)$$

$$\text{With } \beta = \frac{R_5}{R_5 + R_4}$$

$$\text{When } I_f(s) = C_f \frac{\Delta V_{cf}}{\Delta t} = \frac{1 - g_{m18}g_{m20}r_{18}r_{20}\beta}{1 - Sr_{20}C_f} \cdot C_f \cdot \frac{\Delta V_{out}}{\Delta t} \quad (2)$$

Where g_{m18} , g_{m19} , g_{m20} , r_{18} , r_{19} and r_{20} are the transconductance and the resistance of transistors M18, M19 and M20 respectively, V_{D20} is the drain voltage of transistor M20, and β is the ratio of voltage divider circuit as shown in Figure 2. There are three cases to consider.

Case 1: Low to high load current: the output voltage drops ($\Delta V_{out} < 0$); g_{m18} and g_{m20} increase and fulfill the condition $g_{m18}g_{m20}r_{18}r_{20}\beta \gg 1$. Thus, more current from the FDA block being directed towards the output system through C_f when the power transistor (PT) is not able to provide the current demanded. The current I_f injected to the output of LDO through the capacitor C_f is controlled by the FDA gain. In fact, the drop of V_{out} decreases the gate voltage of M18 through dropout voltage in resistance R_5 and creates current in transistor M19. As result, the current provided by M19 is amplified by current mirror M19 - M20. Consequently, more current is injected to the load through C_f and the output voltage of LDO recovers its nominal value with a small Undershoot.

Case 2: when V_{out} recovers the nominal value, the current through M18 and M19 takes its minimum value and $g_{m18}g_{m20}r_{18}r_{20}\beta \approx 1$. Thus, the voltage variation across C_f become negligible and the current flowing to the output of the system is also negligible. Consequently, the LDO operates in normal conditions.

Case 3: high to low load current: the output voltage becomes greater ($\Delta V_{out} > 0$), both g_{m18} and g_{m20} decrease and the condition $g_{m18}g_{m20}r_{18}r_{20}\beta \leq 1$ is satisfied. In this case, the current through C_f changes direction and follow to the ground through FDA instead of the system output and a large part of overload current directed towards the compensation capacitor C_c to the gate of the power transistor. Consequently, the overload current redirected to the gate of the PT through capacitor C_c , that helps the main loop to recover the control of the power transistor PT. as a result, the PT stops providing the current to the load that not demanded.




Figure 3. Simulation of the current injection by the proposed fast detector amplifier

For example, when I_{Load} steps from low to high load with capacitance C_{out} of 100pF at the system output, only $I_f = 10\mu A$ produced by the proposed FDA circuit is enough to compensate the current drawn from capacitor C_{out} to the load, with an undershoot of 100mV within less than 1μs settling time. In the other case, when I_{Load} steps from high to low load, and with a small resistance at the output of the second stage of EA, the discharge of capacitor at the PT gate is being faster. As a consequent, the system recovers the nominal value of the output voltage. Figure 3 demonstrates the current injection I_f of the FDA at the full load current range.

2.2. Transient response compensation

The simplified block diagram of this proposed LDO is presented in Figure 4, and the parasitic gate capacitors C_{GS} and C_{GD} are taken into consideration. C_{oa1} , C_{oa2} , C_c and C_{out} are the equivalent output capacitances of the EA, voltage buffer, the compensation capacitor and the load capacitance respectively. R_{oa1} , R_{oa2} , r_p and R_L are the equivalent output resistances of the EA, the voltage buffer, the PT and the equivalent load of the LDO respectively. The parasitic capacitances of the fast-detector-amplifier are much smaller than those of the PT.

The large output capacitor C_{out} is used to ensure stability at all operation conditions, which causes a problem of integration on a SoC due to its large occupied area. However, the dominant-pole must be located inside the loop of the feedback network, and the transient control signal must propagate at the PT gate, since the gate capacitance of the PT $C_G \approx C_{GS} + C_{oa2} + (C_c + C_{GD})A_{Pass}$. The equivalent resistance at the output of the error amplifier R_{oa2} acts as a current-voltage-converter. Consequently, this converter causes a propagation-delay proportional to $R_{oa2}C_G$. When the gate capacitor of the PT becomes enlarged, the propagation-delay will be longer.

When the load current I_{Load} increases, the PT can provide the required load current only when the gate voltage V_G moves close enough to its steady-state within a delay-time t_p , which is related to EA's parasitic poles. The rapidity of the LDO is typically associated to the PT propagation-delay and can be written as g_{m2}/C_G , where g_{m2} is the error amplifier transconductance of the second stage in small signal representation, the value of g_{m2} is technically limited. Therefore, the implementation of an auxiliary circuit is involved to charge quickly the gate capacitor of the PT.

The Fast Detector Amplifier (FDA) proposed in this work presents the core of the compensation circuit, as shown in Figure 4. The voltage variations at the Full-on-Chip LDO output are sensed and then eventually converted into an amount of current I_f by the FDA. When the PT is incapable to supply

the required load current, at this moment I_f will be supplied into the Full-on-Chip LDO output. When a load step current ΔI_{LOAD} is demanded, an output voltage ripple ΔV_{OUT} is produced; the extracted current from PT gate capacitors flows through C_c and C_f until the PT's drain current ΔI_{DS-PM} recompenses ΔI_{LOAD} , allowing the output voltage V_{out} to return quickly back to the steady state.

Using the Conceptual structure circuit in Figure 4, the current flowing in the feedback resistors R_{F1} and R_{F2} is considering neglected due to their large parametres, the gate variation of the PT to recompensate the variation of ΔI_{LOAD} corresponds to:

$$\Delta I_{LOAD} \cong \Delta I_{DS-PM} \cong g_{mp} * \Delta V_g \cong g_{mp} \frac{C_c}{C_G} \Delta V_{VOUT} \tag{3}$$




Figure 4. Conceptual structure of the proposed full-on-chip LDO

For example, when I_{load} steps from 0 to 50 mA with a maximum output ripple of 100 mV and using the values of $g_{mp}=5$ mA/V (no load) and $C_G=50$ pF, the compensating capacitance C_c is in the order of 5nF. The worst-case scenario when the transient operation goes from low to high load current, PT requires a large coupling capacitance. Thus, the required coupling capacitor is too large to be integrated. The proposed technique is used to decrease the size of C_c while maintaining the stability and improving the transient response, the parasitic capacitances of the FDA are neglected, and the current flowing through R_{f1} and R_{f2} is neglected, the current load variation ΔI_{LOAD} corresponds to:

$$\Delta I_{LOAD} = g_{mp} \Delta V_g + \Delta I_f + \Delta I_{Cout} \cong g_{mp} * \frac{C_c}{C_G} \Delta V_{out} + (1 - g_{m18} g_{m20} r_{18} r_{20} \beta) C_f \Delta V_{out} + C_{out} \Delta V_{out} \tag{4}$$

ΔI_{Cout} Correspond to the current variation via the output-capacitor.

For the analysis of the proposed circuit, considering the simplified open-loop characteristic of the LDO's compensation scheme shown in Figure 4. The current injected through C_f is increased by factor $(1 - g_{m18} g_{m20} r_{18} r_{20} \beta)$, where A_d is the FDA gain. This allows us to reduce the value of the capacitor C_f . Besides, g_{m20} and r_{20} are not too large to affect the stability. Accordingly, the FDA effects in the full-On-Chip LDO are active either in over-load or under-load variations. Figure 11(b) shows the improvement of the transient response at full load using the proposed FDA compensation, which yields reduction in undershoots with capacitor value of C_f is 30 pF and of C_c is 10 pF.

2.3. Frequency response of the proposed LDO

The internal loop of the full on-chip LDO voltage regulator is comprised of several embedded poles, which have detrimental effects on the stability. Considering the same conceptual structure in Figure 4 and without using the compensation-circuit, the LDO will have three located poles; P_1 : at the output of the error-amplifier, P_2 : pole at the gate of the power transistor and P_3 : pole at the output of the LDO voltage regulator:

$$P_1 = 1/R_{oa1} C_{oa1}$$

$$P_2 = 1/R_{oa2}(C_{oa2} + C_{GS} + A_{pass}C_{GD}) \tag{5}$$

$$P_3 \cong 1/R_{out}(C_{out} + C_{GD})$$

The equivalent output resistance can be written as $R_{out} \cong r_p // (R_{F1} + R_{F2}) // R_L$

Where r_p and A_{pass} are the total resistance between the drain and source of the PT and its voltage gain respectively. When r_p and A_{pass} increase and decrease due to the load current variations, the two poles P_2 and P_3 move to the LDO output to low frequencies thus significantly affecting the system's stability, since these poles are very sensitive to the output load conditions.




Figure 5. Equivalent small-signal model of the proposed voltage regulator, including the FDA path

At low load conditions, the equivalent output resistance increases, and consequently the pole p_2 will be pushed to the low frequencies because of the undesired parasitic poles, since the parasitic capacitor C_{GD} generates the right-half plane (RHP) zero $Z_1 (\cong G_{mp}/C_{GD})$, which reduces the loop phase margin of the frequency response. Therefore, the LDO system without using the compensation-circuit may not be stable especially at no load condition

The topology's transfer function can be obtained by using the equivalent small-signal model representation of the proposed structure shown in Figure 5. The Miller capacitance is accounted for $C_G \cong C_{GS} + A_{pass} (C_{oa2} + C_C + C_{GD})$.

The continuity of the current at the PT gate and output nodes proves that:

$$\begin{cases} -g_{m2}V_1 = \frac{V_G}{R_{oa2}} + S(C_{GS} + C_{oa2})V_G + S(C_C + C_{GD})(V_G - V_{OUT}) \\ -g_{mp}V_G = \frac{V_{OUT}}{r_p} + SC_{out}V_{OUT} + S(C_C + C_{GD})(V_{OUT} - V_G) + \frac{V_{OUT}}{Z_{FD}} \end{cases} \tag{6}$$

Where:

$$V_1 = -g_{m1}Z_1V_{ref}, Z_{FD} = \frac{R_{FD}(1+Sr_{20}C_f)}{1+(R_{FD}+r_{20})C_f}, Z_1 = \frac{R_{oa1}}{1+SR_{oa1}C_{oa1}}, C_m = C_{GD} + C_C, C_G = C_{GS} + C_{oa2}$$

$$H(s) = \frac{g_{m1}g_{m2}g_{mp}R_{oa1}R_{oa2}r_p(1-s\frac{C_m}{g_{mp}})(1+Sr_{20}C_f)}{(1+SR_{oa1}C_{oa1})(1+SG_{mp}R_{oa2}r_pC_m)[1+aS+bS^2]} \tag{7}$$

Where:

$$a = \left(\frac{1}{g_{mp}C_m} \left[\frac{r_{20}}{R_{oa2}} (C_{out} + C_m)C_f + C_{out}(C_G + C_m) + \frac{r_{20}(C_G+C_m)C_f}{r_p} \right] + r_{20}C_f \right)$$

$$b = \frac{1}{g_{mp}C_m} [(C_{out}C_f)(C_G + C_m)r_{20} + r_{20}C_G C_f C_m]$$

The (7) sheds light on the important effect of the FDA circuit and the use of Miller compensation. The negative effect of the RHP zero (g_{mp}/C_m) on the stability of the system will be canceled easily by the LHP ($1/r_{20}C_f$). In this case the both RHP and LHP zeros are placed at very high frequencies (>2.5 GHz). To analyze the transfer function in (7), with two orders at denominator ($1+aS+bS^2$), there are two cases to consider.

Case 1: low to high output current: g_{mp} increases and with the circuit structure and parameters transistors ($g_{mp} \approx 551 \text{ mA/V}$ (at full-load), $r_p = 3.8 \Omega$, $r_{20} = 208 \Omega$, $R_{oa2} \approx 380 \text{ K}\Omega$, $C_f = 30 \text{ pF}$, $C_c = 10 \text{ pF}$, $C_{GD} = 8 \text{ pF}$, $C_{GS} = 2 \text{ pF}$ and $C_{out} = 100 \text{ pf}$).

To simplify the ($1+aS+bS^2$) expression, considering the two following approximations: $R_{oa2} \gg r_p$ And $\frac{C_f r_{20}}{r_p} \gg C_{out}$. The factors of two orders at denominator become as follows:

$$a = \left(\frac{r_{20}}{r_p g_{mp} C_m} [(C_G + C_m)C_f + r_p g_{mp} C_m C_f] \right) \text{ and } b = \frac{r_{20}}{g_{mp} C_m} [C_{out} C_G C_f + C_G C_f C_m]$$

The condition $\Delta = a^2 - 4b > 0$ will be verified and can be expressed as follows:

$$g_{mp} C_f + \left(\frac{C_G + C_m}{r_p} \right) - 2 \sqrt{\left(\frac{C_{out}(C_G + C_m)}{r_{20} C_f} \right)} > 0 \quad (8)$$

At this condition, the system poles are given by:

$$P_1 = -\frac{1}{R_{oa1} C_{oa1}}, \quad P_d = \frac{1}{g_{mp} r_p R_{oa2} C_m}$$

$$P_{3,4} = \frac{-\left(\frac{r_{20}}{r_p g_{mp} C_m} [(C_G + C_m)C_f + r_p g_{mp} C_m C_f] \right) \pm \sqrt{g_{mp} C_f + \left(\frac{C_G + C_m}{r_p} \right) - 2 \sqrt{\left(\frac{C_{out}(C_G + C_m)}{r_{20} C_f} \right)}}{\frac{2}{g_{mp} C_m} [r_{20} C_{out} C_G C_f + r_{20} C_G C_f C_m]} \quad (9)$$

The denominator of the transfer function in (7) contains a first pole P_1 occurs at the output of the EA placed at high frequency C_{oa1} (\approx a few fF), a dominant pole P_d due to the compensation capacitor placed at low frequencies, the third and fourth poles are located much after the Transition frequency at high frequencies and have no effect on the LDO stability which justify that the presented FDA implementation operates only when the over and under load with guarantees the stability in all output load conditions.

The fast-detector-amplifier operates in the transient regime to reduce the spikes at the output of the LDO when the current load switches either from its maximum to the minimum or vice versa, unlike in the normal operating conditions, the FDA becomes inactive and the current at the PT gate becomes:

$$\begin{cases} i_m = S C_m (C_G - C_{OUT}) = g_{mp} V_G + \frac{V_{OUT}}{Z_{OUT}} \\ S C_m (C_G - C_{OUT}) = -g_{m2} V_1 - \frac{V_G}{Z_2} \end{cases} \quad (10)$$

$$\text{Where } Z_{OUT} \approx \frac{r_p}{1 + S r_p C_{OUT}} \quad Z_2 = \frac{R_{oa2}}{1 + S R_{oa2} C_G}$$

The open-loop transfer function in this case is expressed as follows:

$$H(s) \approx \frac{g_{m1} g_{m2} g_{mp} R_{oa1} R_{oa2} r_p \left(1 - S \frac{C_m}{g_{mp}} \right)}{(1 + S R_{oa1} C_{oa1}) [1 + S (R_{oa2} (C_m + C_G) + r_p (C_m + C_{OUT}) + R_{oa2} r_p g_{mp} C_m) + S^2 (R_{oa2} r_p (C_m C_{OUT} + C_m C_G + C_{OUT} C_G)]} \quad (11)$$

The poles obtained can be expressed by:

$$P_1 = \frac{1}{R_{oa1} C_{oa1}}, \quad P_d = \frac{-1}{(R_{oa2} (C_m + C_G) + r_p (C_m + C_{OUT}) + R_{oa2} r_p g_{mp} C_m)}$$

$$P_2 = \frac{-(R_{oa2}(C_m+C_G)+r_p(C_m+C_{OUT}))+R_{oa2}r_p g_{mp}C_m}{(R_{oa2}r_p(C_mC_{OUT}+C_mC_G+C_{OUT}C_G))} \tag{12}$$

As illustrated in (11), and with a small capacitor C_{oa1} , the pole P_1 is located at high frequency; its effect on stability is neglected. The dominant pole at the EA output is the only pole located before the UGF, which explains its influence on the open loop frequency response. Due to the EA architecture depicted, the dominant pole P_d is pushed to higher part of the frequency axis when R_{oa2} decreases. On the contrary, when g_{mp} decreases at the low load current, the displacement of P_d towards the left part of the frequency axis caused by the increase of r_p remains very small. From (12), the stability is not affected because of the presence of the PT resistor r_p at the numerator and denominator, the location of the pole P_2 at high frequencies stays nearly the same, regardless of the load current conditions.

3. SIMULATION RESULTS

3.1. Open loop frequency response

The loop-gain simulation has been performed, without using the Off-chip output capacitor. The proposed LDO is stable with a good phase margin of approximately 74° at full load as shown in Figure 6. The simulation of the proposed LDO was performed with Spectre.




Figure 6. The open loop frequency response of proposed LDO ($I_{load} = 0\text{mA}/60\text{mA}/100\text{mA}$)

3.2. DC line regulation

The dc-line regulation is one of the important characteristics. The simulation of the DC line regulation at full load current is shown in Figure 7 in the range of the supply voltage [1.8V; 2.5V]. The variation of the DC line regulation is measured to be 93.17 $\mu\text{V/V}$ at $I_{Load} = 50\text{mA}$.




Figure 7. DC line regulation Simulated V_{in} changes from 1.2V to 2.5 V and $V_{out} = 1.6\text{ V}$ at full load

3.3. DC load regulation

Figure 8 shows the simulation result of dc-load regulation, when I_{Load} , changes from 0A to 50 mA, the variations of the output voltage equals 0.196 mV.




Figure 8. Simulation of DC load regulation when $V_{in}=1.8V$ and I_{load} changes from 0A to 50 mA

3.4. Power supply rejection

Power supply rejection is the ability of the voltage regulator to suppress the output noise. Figure 9 shows the simulation of the PSR at 50 mA load current. The value of -72 dB is obtained in only the range of $[0-55\text{Hz}]$ without using the FDA while with the present of the FDA, the same PSR of 72 dB in the range of $[0-300\text{Hz}]$. At 1 MHz the PSR $\approx 0\text{dB}$ without the FDA while the PSR achieves about 6.35dB with using the FDA. These simulation results confirm that the proposed FDA in the Full-On-Chip regulator obtains perfect improvements.




Figure 9. PSR Simulation performance for $I_{load}= 50$ mA when $V_{in}=1.8$ V and $V_{out}=1.6$ V

3.5. Line transient response

Figure 10, shows the line transient response of the proposed LDO for supply voltage changes from 1.8 to 2.2 V with a maximum variation of output 100.65 mV and a settling time of Line Regulation (LNR) equals 928.42ns .




Figure 10. Simulation of line transient response, when V_{in} changes from 1.8 V to 2.2 V including the FDA

3.6. Load transient response

To confirm the above analyses of the proposed technique, two load transient simulations are shown in Figure 11. When load current is switching between 0 mA and 50 mA with 500 ns rise/fall time, the maximum variations (undershoot and overshoot) with proposed technique are 189.22 mV and 179.71 mV, respectively with a maximum Load regulation (LOR) settling time of 883.79 ns, without FDA block the output variation (undershoot and overshoot) up to 331.51 mV and 268.71 mV, respectively which means that both the undershoot and overshoot are significantly reduced.




Figure 11. Load transient, when I_{Load} changes from 0 mA to 50 mA
 (a) Without fast detector amplifier, (b) with the fast detector amplifier

3.7. Full-on-chip layout

The proposed LDO regulator has been designed in 0.18 μm CMOS technology. The layout of the IC LDO is shown in Figure 12, with an active chip area of 0.0568 mm^2 , this is dominated by Power PMOS transistor, of which the control stage composed by: the error amplifier, the fast-detector-amplifier, and the voltage buffer. The on-chip MOS capacitors occupy a small area on chip.




Figure 12. Layout of the proposed full on-chip CMOS LDO

To evaluate the performance designs of the proposed full on-chip LDO, a figure of merit (FOM) used in [11] has been analyzed: $FOM = \frac{\Delta V_{out} C_{out} I_Q}{I_{Load_max}^2}$. I_Q , ΔV_{out} and I_{LOAD_max} are the quiescent current, the maximum output voltage variation and the highest output current respectively. A lower FOM implies a better performance. In this case, the FOM equal 31.79 fs (femto second). The summary of the performance comparison with previous published works of proposed LDO regulator is shown in Table 1.

Table 1. Summary of performances and comparison with other works.

	[18]	[19]	[21]	[22]	[24]	This work
Technology (μm)	0.11	0.065	0.18	0.35	0.18	0.18
Iload (mA)	200	200	100	100	100	50
Vin (V)	1.8-3.8	1.5-3.7	1.4-1.8	1.2-2	1.2-1.8	1.2-1.8
Vout (V)	2.25	1.2	1.2	1.8	1	1.6
VDO (mV)	200	200	200	200	200	200
Cout (pF)	5000	0-30	100	free	100000	30
IQ(mA)	0.046	0.0088	0.046	0.015	0.135	0.014 (full load)
Settling time(μs)	0.067 (1ns rise time)	0.8	7	2	0.01	0.9284 (LNR ¹) 0.8837 (LOR ²)
Active chip area (mm^2)	N/A	N/A	N/A	0.043	0.024	0.0568
FOM (ns)	0.11	0.035	N/A	0.105	N/A	0,00003178

1 Line Regulation (500ns rise/fall time) N/A: Not Available
2 Load Regulation (500ns rise/fall time)

4. CONCLUSION

In this paper, a full on chip CMOS LDO with a dynamic derivative feedback control is proposed. The FDA path can detect fast-changing voltage spikes at the output of full on-chip LDO providing an additional charging/discharging path momentarily. The regulator circuit design features an active compensation technique, which guarantees the stability through the full load current range of 0 mA to 50mA. The new technique implemented in this work proves a better transient response without degrading the power consumption of the LDO. The detailed analysis of the proposed structure is revealed to justify the performance of the technique utilized. The simulations prove the theory results. A comparison with other reported regulators shows that the proposed full on-chip LDO achieved low voltage transient variations, low quiescent-current, and fast settling-time, simultaneously.

REFERENCES

- [1] Sai Kit Lau, Philip K.T. Mok and Ka Nang Leung, "A Low-Dropout Regulator for SoC With Q-Reduction," *IEEE Journal Of Solid-State Circuits*, vol. 42, no. 3, 2007.
- [2] Kose S., & Friedman E. G., "Distributed on-chip power delivery," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, no. 4, pp. 704–713, 2012.
- [3] Gabriel A. Rincon-Mora, Phillip E. Allen, "A Low- Voltage, Low Quiescent Current, Low Drop-Out Regulator," *IEEE Journal Of Solid-State Circuits*, vol. 33, no. 1, 1998.
- [4] Robert J. Milliken, Jose Silva-Martinez, "Full On-Chip CMOS Low-Dropout Voltage Regulator," *IEEE Transactions On Circuits And Systems—I: Regular Papers*, vol. 54, no. 9, 2007
- [5] G.A. Rinco-Mora and P.E Allen, "Optimized frequency-Shaping Circuit Topologies for LDO's," *IEEE Transactions Circuits and Systems II*, vol. 45, no. 6, pp. 703-70, 1998.
- [6] G. Rincon-Mora, "Active capacitor multiplier in miller-compensated circuits," *IEEE Journal of Solid-State Circuits*, vol. 35, no. 1, pp. 26-32, 2000.
- [7] Chava C. K., and Silva-Martinez J., "A frequency compensation scheme for LDO voltage regulators," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 51, no. 6, pp. 1041–1050, 2004.
- [8] Huang, W.-J., and Liu, S.-I., "Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array," *IET Electronics Letters*, vol. 2, no. 3, pp. 306–316, 2008.
- [9] Leung, K. N., & Mok, P. K. T., "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 10, pp. 1691–1702, 2003.
- [10] Majidzadeh V., Silay K. M., Schmid A., Dehollain C., Leblebici Y., "A fully on-chip LDO voltage regulator with 37 dB PSRR at 1 MHz for remotely powered biomedical implants," *Analog Integr Circ Sig Process (2011)*, vol. 67, pp. 157–168, 2011.
- [11] Hazucha, P, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 4, pp. 933–940, 2005.
- [12] Ma Haifeng, Zhou Feng, "Full on-chip and area-efficient CMOS LDO with zero to maximum load stability using adaptative frequency compensation," *Journal of Semiconductors*, vol. 31, no. 1, 2010.
- [13] LAU S.K., LEUNG K.N., MOK P.K.T., "Analysis of low-dropout regulator topologies for low-voltage regulation," *Proc. IEEE Conf. Electron Devices and Solid-State Circuits, Hong Kong*, pp. 379–382, 2003.
- [14] C-C. Wang, C-C. Huang, and U. F. Chio, "A linear LDO regulator with modified NMCF frequency compensation independent of off-chip capacitor and ESR," *Analog Interg Circ Sig Process*, vol. 63, pp. 239–244, 2010.
- [15] H. Aminzadeh, R. Lotfi, and K. Mafinezhad, "Area-Efficient Low-Cost Low-Dropout Regulators Using MOS Capacitors," *IEICE Electronics Express*, vol. 5, no. 16, 2008.
- [16] K. Zared, H. Qjidaa and M. Zouak, "Full On-Chip CMOS Low Dropout Voltage Regulator With -41 dB PSRR at 1 MHz for Wireless Applications," *Journal of Theoretical and Applied Information Technology*, vol. 58, no. 2, pp. 319–326, 2013.
- [17] Xing, Q. Li, Z. Zhou, Z. Zhang, "An ultrafast adaptively biased capacitorless LDO with dynamic charging control," *IEEE Transactions Circuits and System II: Express Briefs*, vol. 59, no. 1, pp. 40–44, 2012.
- [18] Y.-I. Kim, S.-S. Lee, "Fast transient capacitor-less LDO regulator using low-power output voltage detector," *Electron. Lett.* vol. 48, no. 3, pp. 175–177, 2012.
- [19] D. T. Nguyen, "A 200-mA CMOS Low-Dropout Regulator With High Current-Efficient And Transient-Response Improvement," *2016 International Conference on IC Design and Technology (ICICDT)*, Ho Chi Minh City, pp. 1-4, 2016.
- [20] Man, T.Y., Mok, P.K.T. and Chan, M., "A High Slew-Rate Push-Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators with Transient-Response Improvement," *IEEE Transactions on Circuits and Systems. I: Express Briefs*, vol. 54, pp. 755-759, 2007.
- [21] Y. Zeng, "An output-capacitor-free low-dropout regulator with subthreshold slew-rate enhancement technique," *2014 Microelectronics Journal Elsevier*, vol. 45, no. 6, pp. 708–718, 2014.
- [22] Shao-Ku Kao, "Output capacitor-free low-dropout regulator with fast transient response and ultra small compensation capacitor," *Microelectronics Journal*, vol. 56, pp. 134–141, 2016.
- [23] M. Ho, J. Guo, K. Mak Ho, W. L. Goh, S. Bu, Y. Zheng, X. Tang, and N. Leung Ka, "A CMOS Low-Dropout Regulator with Dominant-Pole Substitution," *IEEE Transactions on Power Electronics*, vol. 31, no. 9, Sep 2016.
- [24] I. Filanovsky, M. Reja, and V. Ivanov, "Structural design of a CMOS full low dropout voltage regulator," *14th IEEE International Conference on Electronics, Circuits and Systems, 2007. ICECS 2007*, pp. 763–766, Dec 2007.