Sailaja, M., Jawaharlal Nehru Technological University, India

• Vol 9, No 3: June 2019 - Circuits and Electronics
  Energy optimization of 6T SRAM cell using low-voltage and high-performance inverter structures
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).