Kumar S., Druva, Dayananda Sagar College of Engineering, India

• Vol 11, No 6: December 2021 - Circuits and Electronics
  Design and analysis of multiple read port techniques using bank division with XOR method for multi-ported-memory on FPGA platform
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Electrical and Computer Engineering (IJECE)
p-ISSN 2088-8708, e-ISSN 2722-2578

This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).