Phase Frequency Detector and Charge Pump for Low Jitter PLL Applications

Sung Sik Park, Ju Sang Lee, Sang Dae Yu
School of Electronics Engineering, Kyungpook National University, Republic of Korea

ABSTRACT

In this paper a new technique is presented to improve the jitter performance of conventional phase frequency detectors by completely removing the unnecessary one-shot pulse. This technique uses a variable pulse-height circuit to control the unnecessary one-shot pulse height. In addition, a novel charge-pump circuit with perfect current-matching characteristics is used to improve the output jitter performance of conventional charge pumps. This circuit is composed of a pair of symmetrical pump circuits to obtain a good current matching. As a result, the proposed charge-pump circuit has perfect current-matching characteristics, wide output range, no glitch output current, and no jump output voltage. In order to verify such operation, circuit simulation is performed using 0.18 μm CMOS process parameters.

Keyword:
Charge pump
Jitter reduction
Phase frequency detector
Phase-locked loop
Voltage-controlled oscillator

1. INTRODUCTION

Phase-locked loops (PLLs) are widely used for clock synchronization in microprocessors, digital signal processors, and wireless communication systems [1]. An increasing number of PLL applications for high-speed data transmission are demanding a lower jitter and a higher operating frequency to improve overall system performance.

One of the essential building blocks of PLL is the phase frequency detector (PFD). This monitors the phase and frequency difference between the reference frequency (Fref) and the divided voltage-controlled oscillator (VCO) output (Fback). Therefore, the PFD might generate an up signal (UP) if the Fref signal leads the Fback signal and a down signal (DOWN) if the Fref signal lags the Fback signal. However, an unnecessary one-shot pulse associated with the delay time of the reset path is generated at the UP and DOWN output, which in turn creates a current mismatch between the UP and DOWN current path of the charge pump. Thus, the spectral purity of the VCO output is degraded, and jitters are generated in the PLL. Various methods have already been developed to improve the jitter performance of conventional PFDs [2]-[7]. We propose a new architecture to minimize such jitter problem. In this architecture, a variable pulse-height circuit is added to the PFD output node to control the unnecessary one-shot pulse height due to the input signal.

The charge pump uses switches to control the voltage connection to the capacitor. As a result, the charge-pump tunes the control voltage of the VCO by charging or discharging the loop filter capacitor according to the pulse width of the UP or DOWN signal. In addition, the main problems of the conventional charge pumps are current mismatches, glitch output current, and jump output voltage. They also degrade the spectral purity of the VCO output and cause jitters in the PLL [8]-[15]. Accordingly, we propose a novel charge-pump circuit with almost perfect current-matching characteristics to minimize such problems.
The organization of this paper is as follows. The proposed circuit implementation is described in Section 2. Simulation results validating the proposed strategy are presented and discussed in Section 3, and Section 4 presents the conclusions.

2. PHASE-LOCKED LOOP DESIGN

2.1. PFD design

2.1.1. Standard PFD (s-PFD)

Figure 1 (a) shows the schematic of the s-PFD. It consists of six reset paths whose delay times generate an unnecessary one-shot pulse at the UP and DOWN output. Typically this reset delay time of the internal node affects the PFD speed.

2.1.2. Conventional Precharged PFD (cp-PFD)

A schematic of a cp-PFD circuit is shown in Figure 1 (b). The reset path of the cp-PFD is shorter than that of the s-PFD because the reset process of the cp-PFD is composed of a three-gate feedback path. This means that the cp-PFD can overcome the speed limitation of the s-PFD and reduces dead zones. Nonetheless, according to input signals Fref and Fback, two true single-phase clocked D flip-flops are immediately reset through the NOR gate when the input signals of the NOR gate are logic “low.” Meanwhile, an unnecessary one-shot pulse is generated equivalent to the delay time at the UP and DOWN output due to the delay time of the reset path. The period of the reset pulse lasts from the rising edge of the latter input signal between the Fref and Fback to the falling edge of the reset pulse. Thus, the width and height of the unnecessary one-shot pulse are also similar to those of the reset pulse.

2.1.3. Proposed PFD

To solve the cp-PFD problems, an improved PFD is proposed in Figure 2 (a). Pf feedback transistors are inserted to prevent any charge loss due to leakage currents at nodes A and B. In addition, a PFD-improved block, which consists of a modified inverter, a voltage-divider resistor (VDR), and a buffer, is configured in the existing UP and DOWN nodes. First, a modified inverter is inserted between nodes 1 and 3 and between nodes 2 and 4 to reduce the width and height of the unnecessary one-shot pulse. Figure 2 (a) shows that identical PMOS M2 and M2’ transistors are connected in series. Thus, when the transistors are on, their resistance can be approximated as $R_{on}$. This resistance and VDR make up a voltage divider for adjusting the level of a signal. Such divider can increase the rise time and make the unnecessary one-shot pulse whose width is approximately two times shorter than that of the reset pulse. In Figure 2 (b), this one-shot pulse does not arrive at the existing peak point because of the effects of the following phase buffer, and it starts to decrease from the 10.3-ns time point along with the reset pulse that has already reached the peak point. As a result, the width and height of the unnecessary one-shot pulse are reduced to less than those of the reset pulse.

Figure 1. (a) Schematic of s-PFD. (b) Schematic of cp-PFD
Second, VDR1 and VDR2 connected at nodes 3 and 4 are operated by input signals Fref and Fback, respectively. Each VDR consists of four identical NMOS transistors connected in series. When a VDR is on, its resistance can be expressed as $R_{on}$. Using the voltage division between the modified inverter and VDR, the voltages of nodes 3 and 4 is approximated as

$$V_{3,4} = \frac{R_{on} V_{DD}}{R_{on1} + R_{on2}}$$

These voltages also reduce the width and height of the unnecessary one-shot pulse. Thus, the height of the unnecessary one-shot pulse can be reduced to a point below the maximum low input voltage that is interpreted by the first inverter of the following phase buffer. As a result, the unnecessary one-shot pulse has no effect on the following charge pump because of the buffer action. Further, this technique is only applied to unnecessary one-shot pulses and does not have any effect on the output data signals. When the “high” generated output data are equivalent to the difference between the two rising edges of the input signals from nodes 3 and 4, the voltage-divider theorem is also applied. The height of the output data is reduced to a point above the minimum high input voltage that is interpreted by the first inverter of the following phase buffer. In addition, the output data are completely restored by the buffer.

Figure 2(a). Schematic of the proposed PFD

Figure 2(b). Simulation results of the reset pulse and unnecessary one-shot pulse for the proposed PFD
2.2. Charge pump design

2.2.1. Standard Charge Pump

Figure 3 (a) shows the basic structure of a conventional charge pump that has a PMOS and an NMOS transistor at the top and bottom, respectively. However, the use of such pumping MOS as a current source tends to produce glitches whenever the pumping MOS is turned on or off. These glitches are due to the charge injection of transistor channel charge and the clock feedthrough between the gate and the drain. This process produces a higher current than intended when the pumping MOS is initially opened. Furthermore, in most charge pumps, the circuits are designed to respond to the UP and DOWN output of the PFD, which in turn are directly connected to the output structure of the PMOS and NMOS switches. Thus, these switches cause the mismatches between the current sourcing and current sinking, and then generate a discordant switching time. The design of the charge pump should enable the sourcing and sinking currents to have the same amount of current for the same length of UP and DOWN from the PFD. The phase offset caused by a current mismatch eventually increases the output timing jitter.

2.2.2. Proposed Charge Pump

To solve the glitch problems, a novel charge-pump circuit with nearly perfect current-matching characteristics, no glitch output current, and no jump output voltage is proposed in Figure 3 (b), which includes a symmetrical pair of pump-up and pump-down circuits. This charge pump can have three types of input status depending on UP or DOWN of the PFD. First, when UP is “high” and DOWN is “low,” M12 turns off, which causes M8 and M9 to stop operating. When M1 turns on, Amplifier_A turns into a cascode amplifier that enables M3 to operate as a current source, and its current flows through the cascode current mirror to the output node. Such cascoding minimizes the glitch and high output resistance provides good current sourcing. The voltage gain of the UP cascode amplifier can be approximated as

$$|A_{UP}| = \frac{g_{m1} (g_{m2} g_{mb2}) r_{ds}}{1 + g_{m2} + g_{mb2}}$$  \hspace{1cm} (2)

Second, when UP and DOWN are both “low,” M1 and M12 turn off, which causes M5 and M8 to stop operating. As a result, the control voltage Vcontrol node maintains a constant voltage and enters a high-impedance status. Finally, when UP is “low” and DOWN is “high,” M1 turns off, which causes M4 and M5 to stop operating. When M12 turns on, Amplifier_B turns into a cascode amplifier that allows M10 to function as a current source, and its current flows through the cascode current mirror to the output node. Such cascoding also minimizes the glitch and high output resistance provides good current sinking. The voltage gain of the DOWN cascode amplifier can be approximated as

$$|A_{DOWN}| = \frac{g_{m12} (g_{m11} g_{mb11}) r_{ds}}{1 + g_{m11} + g_{mb11}}$$  \hspace{1cm} (3)

M2 and M11 adjust control voltage Vcontrol to the desired level using Vbias1 and Vbias2, whereas M13 and M14 control the timing of the UP input to conform to that of the DOWN input.
2.3. Loop filter, VCO, and frequency divider

The input voltage of the VCO is controlled in the time domain according to the amount of the sourcing or sinking current of the charge pump and the values of R and C of the loop filter shown in Figure 4 (a).

Using the cross-over frequency $\omega_c$, the element values $R_x$, $C_1$, and $C_2$ of the loop filter can be expressed as
\[ R_z = \frac{N}{I_p K_{vco}} \omega_c, \quad C_1 = \frac{1}{\omega_z R_z}, \quad C_2 = \frac{1}{\omega_p R_z} \]

where \( N \) is the value of frequency divider, \( I_p \) is the current gain of charge pump, \( K_{vco} \) is the gain of the VCO, \( \omega_z \) is the zero frequency, and \( \omega_p \) is the pole frequency. An integrated-circuit VCO is implemented as the ring oscillator shown in Figure 5 (a). Typically the VCO outputs a signal with a frequency proportional to the control voltage. Figure 5 (b) shows a delay cell used in the oscillator.

![Figure 5(a). VCO structure using the dual-output ring oscillator with differential delay cells](image)

![Figure 5(b). Schematic of a differential delay cell](image)

The frequency divider consists of a synchronous 4/5 frequency divider that requires high frequency operation and an asynchronous 16/32 frequency divider that operates at low frequency. It is operated according to the value of Mode and SW, and is selected as \( \div N \) or \( \div N + 1 \) according to the selected value of Mode. According to the selection signal of SW, the value of \( \div N \) to N is adjusted to 64 or 128.

<table>
<thead>
<tr>
<th>SW</th>
<th>Mode</th>
<th>Fout</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>VCO/128</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>VCO/129</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>VCO/64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>VCO/65</td>
</tr>
</tbody>
</table>

Figure 7 (a) shows a true single phase clipping (TSPC) D flip-flop structure used in the asynchronous 16/32 frequency divider operating at low frequency. Figure 7 (b) shows a complementary clocking D (CCD) flip-flop structure used in the frequency divider. The M4 and M8 are added to prevent the current driving capability from decreases when node A and node B are conducting at high speed in TSPC D flip flop structure. It is applied to a synchronous 4/5 frequency divider which requires stable and high-speed operation at high frequency.
Figure 6. Structure of divide-by-64/65/128/129 dual-modulus prescaler

Figure 7. (a) Schematic of TSPC D flip-flop. (b) Schematic of complementary clocking D flip-flop

3. SIMULATION RESULTS

3.1. Proposed PFD simulation results

Figure 8 (a) shows the simulation results of the s-PFD. When the input signals were in phase, the width of the unnecessary one-shot pulse was 456.87 ps at 0.9 V, and the maximum height was 1.81 V. Figure 8 (b) shows the simulation results of the cp-PFD. When the input signals were in phase, the width of the unnecessary one-shot pulse was 223.19 ps at 0.9 V, and the maximum height was 1.83 V. Meanwhile, Figure 8 (c) shows the simulation results of the proposed PFD. When the input signals were in phase, the width of the unnecessary one-shot pulse was 13.5 ps at 0.98 µV, and the maximum height was 1.96 µV, which would prevent an UP and DOWN current mismatch in the charge-pump circuit. Moreover, the power consumed at 100 MHz was 77.36 µW with a 1.8-V supply voltage. Figure 9 (a-e) shows the full simulation results of the proposed PFD.

Int J Elec & Comp Eng, Vol. 8, No. 6, December 2018 : 4120 - 4132
Phase Frequency Detector and Charge Pump for Low Jitter

Figure 8. Simulation results of the output signals when the input signals are in phase.

Figure 9(a). Fref and Fback have the same phase and frequency.

Figure 9(b). When Fref is a phase faster than Fback for the same frequency.
3.2. Proposed charge pump simulation results

Figure 10 shows the simulation results of the standard charge pump. Figure 11 shows the waveforms of source current $I_p$ (up) and sinking current $I_p$ (down) of the proposed charge pump when a 100-MHz square wave is used, along with the control voltage $V_{control}$ up/down output waveform generated by $I_p$ (up) and $I_p$ (down). As shown, source current $I_p$ (up) is +100 $\mu$A, whereas sinking current $I_p$ (down) is -100 $\mu$A. Figure 12 shows the resulting waveform of current $I_p$ and control voltage $V_{control}$ of the charge pump when the up and down input signals were both “low.” In this case, when $V_{control}$ was fixed at 0.9 V, current $I_p$ was 0 A, causing it to stop operating. Figure 13 shows that the output waveforms of full $V_{control}$ (up) and full $V_{control}$ (down) of the control voltage $V_{control}$ are perfectly symmetrical at 0.9 V. Furthermore, it can be seen that there are no glitch in the current waveform and no jump phenomenon in the voltage waveform.
Figure 11. Simulation results of the proposed charge pump. (a) Source current output waveform. (b) Ip and Vcontrol output waveform when UP and DOWN are zero. (c) Sinking current output waveform.

Figure 12. Output voltage and current waveforms when the up and down input signals are “low.”
Figure 13. Simulation results of the proposed charge pump: full pumping up/down output voltage waveform

3.3. Designed PLL Simulation Results

Figure 14 shows the simulation results of the designed PLL with a 2.1779 GHz output. The PLL has a lock time of 20 µs. From these results, it can be seen that this PLL circuit exactly and stably works. Table 2 shows the performance comparison of the designed PLL with the published results [16].

Figure 14. Full simulation results of the designed PLL with a 2.1779 GHz output using the proposed PFD and proposed charge pump

<table>
<thead>
<tr>
<th>Performance</th>
<th>[16]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>29.6 mW at 2.409 GHz</td>
<td>29.952 mW at 2.1779 GHz</td>
</tr>
<tr>
<td>Output frequencies</td>
<td>2.368 ~ 2.496 GHz</td>
<td>333.8 MHz ~ 2.7 GHz</td>
</tr>
<tr>
<td>Phase noise</td>
<td>–113.0 dBc/Hz @ 1 MHz</td>
<td>–90.39 dBc/Hz @ 1 MHz</td>
</tr>
<tr>
<td>Settling time</td>
<td>~ 20 µs (Hybrid PLL)</td>
<td>~ 20 µs</td>
</tr>
<tr>
<td></td>
<td>~ 80 µs (Normal Integer-N PLL)</td>
<td></td>
</tr>
</tbody>
</table>

Table 2. Performance comparison of the designed PLL
4. CONCLUSION
A new technique has been presented to improve the output jitter performance of conventional PFDs. The proposed circuitry added a variable pulse-height element to the PFD output node, and the simulation results demonstrated that this technique reduces the width and height of the unnecessary one-shot pulse compared with the s-PFD and cp-PFD. In addition, a novel charge pump with good current-matching characteristics has been used to improve the output jitter performance of a conventional charge pump. This charge pump consisted of a pair of symmetrical pump-up and pump-down circuits. The simulation results demonstrated that the charge pump has nearly perfect current-matching characteristics, wide output range, more stable step output voltage, and no glitch current. Such circuits can be used in low-power and low-jitter PLL applications.

REFERENCES

BIOGRAPHIES OF AUTHORS

Sung-Sik Park was born in Daegu, South Korea on April 1, 1981. He received the B.S. degree in the Electronic Engineering from An-Dong National University, Korea, in 2006, and M.S. degree in School of Electronics Engineering from Kyungpook National University, Korea, in 2009. He is currently working toward the Ph.D. degree in School of Electronics Engineering from Kyungpook National University, Korea. From 2009 to 2012, he was an engineer at Korea Atomic Energy Research Institute, where he had been working in the area of measurement and control system design. From 2013 to 2014, he was an engineer at Korea Aerospace Research Institute, where he had been working in the area of control system interface design. From 2015 to 2016, he was a research engineer at Korea Aerospace Research Industries, LTD., where he had been working in the area of control system design. His interests include data converters, high-speed interface circuits, and ultra-low-voltage analog circuits.

Phase Frequency Detector and Charge Pump for Low Jitter … (Sung Sik Park)
Ju Sang Lee was born in Daegu, South Korea on January 10, 1974. He received the B.S. degree and M.S. degree in electronics engineering from Kyungpook National University, Korea in 1999 and 2001, respectively. He is currently serving as a part-time lecturer at Kyungpook National University. His current interests include data converters, power converters, integrated circuit design, circuit design optimization, low-noise amplifier circuit design, and microwave power amplifier circuit design.

Sang Dae Yu was born in Ulsan, South Korea on February 12, 1958. He received the B.S. degree in electronics engineering from Kyungpook National University, Korea in 1980, and the M.S. degree and the Ph.D. degree in electrical engineering from Korea Advanced Institute of Science and Technology in 1982 and 1998, respectively. Since 1982, he has been with the School of Electronics Engineering, Kyungpook National University, Korea, where he is currently a Professor. His current interests include integrated circuit design, computer aided design, semiconductor device modeling, surface acoustic wave devices, and embedded Linux systems. Prof. Yu is a member of the Institute of Electronics and Information Engineers of Korea and the Korean Sensors Society.