

Performance analysis and small signal modeling of DMG AlGa_N/Ga_N HFET

Rahis Kumar Yadav, Pankaj Pathak and R. M. Mehra

Department of Electronics and Communication Engineering, School of Engineering and Technology,
Sharda University, Knowledge Park- III, Greater Noida, Uttar Pradesh, 201308, India

Article Info

Article history:

Received Feb 24th, 2017

Revised Mar 20th, 2017

Accepted Mar 28th, 2017

Keyword:

DMG AlGa_N/Ga_N HEMT
small signal model
parameters extraction
microwave figure of merits
cutoff frequency

ABSTRACT

This article reports 20-elements based small signal model for unique and enhanced asymmetric dual material gate (DMG) AlGa_N/Ga_N HFET first time. Enhanced device structure incorporates field plate and dual material gate engineering for suppressing short channel effects, thereby, improving carrier transport efficiency in the device. Extraction of extrinsic and intrinsic parameters of the device and modeling of important microwave figure of merits are central points of this research article. The model elements are extracted from s-parameters as a cold FET structure under pinch-off biasing using direct extraction method. Extrinsic elements are extracted deliberately using low frequency band at which parameters generally attain good linearity, thus assuring extraction accuracy. After de-embedding extrinsic elements, intrinsic Y-parameters are obtained for extraction of intrinsic elements of the model. Paper also models important figure of merits of device such as transconductance, drain conductance, current gain, transducer power gain, available power gain, maximum stable gain, maximum frequency of oscillation, cut-off frequency, stability factor and time delay for microwave performance analysis. Reported results are compared with published and simulated results and found to be within the permissible range of tolerances.

Copyright © 2017 Institute of Advanced Engineering and Science.
All rights reserved.

Corresponding Author:

Rahis kumar yadav,
Departement of Electronics and Communication Engineering, Sharda University,
Knowledge Park-III, Graeter Noida, Gautam Buddha Nagar, Uttar Pradesh, 201306, India.
Email:rahiskumaryadav@gmail.com

1. INTRODUCTION

Due to unique properties of Ga_N material, it is possible to obtain large current densities in Ga_N-based HEMTs [1] [2]. Ga_N based devices are also very useful for high frequency high temperature microwave applications such as radar systems [3] [4]. In the recent past, scientists have successfully fabricated dual material gate AlGaAs/GaAs HEMTs structure using two metals of different work functions [4]. Since analytical models help us to understand internal solid state device physics thus expected to be consistent with physical behavior of device. An accurate small signal model of HFET is extremely valuable for designing of important active circuits generally used for high frequency applications [6] [7] [8].

These small signal compact models define physical characteristics and various limitations of active devices accurately [9], thus used for design of low noise power amplifiers by electronics and microwave engineers in industry. Small signal models are also very useful for CAD based simulations [10] targeted for analysis of newly developed device structures [11]. In present scenario, analytical models are much exploited for getting true feedback about optimization of fabrication process in semiconductor industries [12] [13]. In past a number of small signal models were developed based on various approaches of modelling scientists [14] [15]. One of initial kind of detailed small signal model that describe extraction procedure of FET structures, was proposed in 1988 by Dambrine, et al [16]. In recent past many researchers have developed variety of techniques and methods according to their used material system and device structures [17] [18]. It is possible to classify some existing modeling methods in three broad categories: whole optimization, partial optimization [19] and direct extraction methods [20] [21]. We used direct extraction method for our model as

it is clear that the direct parameter extraction technique provides better consistency between parameter values and their physical meanings in the device structure. It also facilitates extraction process to run faster than other techniques. This approach is also more compatible as it considers important frequency points and its different coefficients during used in extraction process are determined by device structure itself [22].

2. MODEL FORMULATIONS

2.1 Device description:

Self explanatory schematic view of device structure of dual channel dual material gate $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ HFET is shown in Fig.1. In the figure metals M_1 (Au) and M_2 (Ni) of work functions ϕ_{M1} and ϕ_{M2} respectively are used to form tied dual metal gate of device [5] [23]. Gate forms Schottky junctions with unintentionally doped (UID) $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ cap layer of 3nm thickness. A field plate is used over DMG gate with Si_3N_4 passivation layer in between. AlGaN cap layer forms interface between n- $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ layer of 18 nm thickness that followed by UID AlGaN spacer layer of 3 nm thickness. Purpose of introducing UID AlGaN spacer layer is to reduce ionized impurity scattering. A $2\mu\text{m}$ thick GaN channel layer is used to form hetero-interface that creates 2-DEG conductive channel in the device. Sapphire substrate is used for device structure as it can withstand higher operating temperature.




Figure 1 Cross sectional schematic of asymmetric DMG $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ HFET with dual metal gate regions work function (ϕ_{M1})=5.3eV and (ϕ_{M2})=4.4 eV, gate width (W)=100 μm , Δd represents distance of 2DEG

2.2 Model description:

Fig.2 represents small signal equivalent model of device. R_g , R_s and R_d represent parasitic resistances of gate, source and drain respectively. L_s , L_d , L_g represent source, drain, gate electrodes inductances respectively. C_{pd} and C_{pg} and C_{pgd} represent device contact pad capacitances between drain-source, gate-source and gate drain respectively. C_{pdi} and C_{pgdi} and C_{pgi} are inter-electrodes capacitances between drain-source, gate-drain and gate-source respectively. R_{gs} and R_{gd} represent input and output channel region resistances. C_{ds} , C_{gs} and C_{gd} represent intrinsic capacitances between drain-source, gate-source and gate-drain respectively. g_{ds} and g_m represents drain conductance and transconductance of device. The $g_m V_{gs}$ in small signal model represent current generator in the output circuit, where V_{gs} represents as gate to source voltage. Gate capacitances with a phase shift of $e^{-j\omega\tau}$ represent transit time (τ) through the velocity saturated region of the 2DEG-channel. The ω is angular frequency in rad/sec of the applied small RF signal at gate terminal.

2.3 Parameters extraction method:

Parameter extraction is performed by using direct method as suggested by Minasian [24] and later modified by Dambrine et al [16]. and Bertho and Bosch [25]. Initially S-parameter extraction is carried out for shunt and series extrinsic elements of device under pinch off mode of biasing keeping frequency with in 5GHz range. These measured s-parameters are then successively transformed into Z-parameters and Y-parameters in order to obtain values of all the series and shunt parasitic elements. Again after de-embedding of all the parasitic elements, the intrinsic Y-parameters are determined. At the end intrinsic elements are derived by separating real and imaginary parts of intrinsic Y-parameters.




Figure 2 Small signal equivalent circuit model of DMG AlGaIn/GaN HFET

Fig.3 shows block diagram for extraction of s-parameters by using two port matching lossless output and input network. Circuit shows E_s , Z_s and Z_L as excitation source, source impedance and load impedances respectively. P_i , P_A , P_L and P_{avo} represent input power, available input power, power delivered to load and available power at output respectively.




Figure 3 Matching impedance network for s-parameters measurement

2.4 Extrinsic parameters extraction:

The extrinsic elements are extracted from imaginary Y-parameters under pinch-off condition $V_{pinch-off}$ ($V_{gs} < -V_p$ and $V_{ds}=0V$). Now the equivalent voltage controlled current source forming intrinsic part of device is disabled. In case of low frequency in the range of 5 GHz, the whole circuit can be treated as a capacitive network as shown in Fig.4. Now following equations appropriately describe the relationship between extrinsic capacitances and imaginary parts of the Y-parameters as

$$\text{Im}(Y_{11}) = j\omega(C_{pg} + C_{gsi} + C_{gsp} + C_{gdp} + C_{gdi} + C_{pgd}) \quad (1)$$

$$\text{Im}(Y_{12}) = \text{Im}(Y_{21}) = -j\omega(C_{gdp} + C_{gdi} + C_{pgd}) \quad (2)$$

$$\text{Im}(Y_{22}) = j\omega(C_{dsp} + C_{pd} + C_{dsi} + C_{gdp} + C_{gdi} + C_{pgd}) \quad (3)$$

Fig.5 shows imaginary Y-parameter curves with in frequency range of 5GHz as it is clear that Y-parameters have sufficient linearity at low frequency range. Therefore, the parasitic capacitances can be safely extracted from the slop of imaginary y-parameter curves.

Here, C_{gsp} , C_{gdp} and C_{dsp} provide intrinsic substitute of pinched of cold FET part of circuit. Assumption is made as

$$C_{dsp} = 12C_{pd} \quad (4)$$

Due to asymmetric device structure ratio of gate-drain spacing with that of gate-source spacing is 1.5. So the relationship of its capacitance can be expressed as

$$C_{gsp} = 1.5C_{gdp} \quad (5)$$

Since size and shape of all pads are same so these capacitances can be treated as equal in value as

$$C_{pg} = C_{pd} = C_{pgd} \quad (6)$$

Considering device structure C_{dsi} is larger than pad capacitances. An assumption made as

$$C_{gdp} = C_{gdi} \quad (7)$$

Under high frequency small input signal with gate forward biased ($V_{gs} \geq 0$) drain at zero potential ($V_{ds}=0V$), small signal equivalent circuit is reduced as in Fig.6. In this condition gate leakage current (I_g) flows and

internal device capacitances are shunted with conductance open circuited. Since all inter electrodes capacitances are inside of parasitic resistance so no approximation needed by keeping precision of compact model as intact. At this specific bias point, the following simplified equations of Z-parameters are valid:

$$Z_{11} = R_s + R_g + \frac{R_c}{1+r} + \frac{\eta KT}{qI_g} + j\omega(L_s + L_g) + \frac{1}{j\omega C_{gf}} + \frac{1}{j\omega C_{sf}} \quad (8)$$

$$Z_{12} = Z_{21} = R_s + \frac{R_c}{r} + j\omega L_s + \frac{1}{j\omega C_{sf}} \quad (9)$$

$$Z_{22} = R_s + R_d + R_c + j\omega(L_s + L_d) + \frac{1}{j\omega C_{df}} + \frac{1}{j\omega C_{sf}} \quad (10)$$




Figure 4 Small signal cold pinch off equivalent circuit at low frequency

Where R_c represents channel resistance and r determines ratio of channel resistance between gate to drain and gate to source i.e. ($r=R_{cgd}/R_{cgs}$). As per our proposed asymmetric device structure value of r is 1.5 considering source and drain separation from gate. C_{df} , C_{gf} and C_{sf} represent fringing capacitances resulting at drain, gate and source terminals respectively in cold FET high frequency equivalent circuit shown in Fig.6. Also $\eta kT/qI_g$ in equation (8) gives the differential resistance of the Schottky diode. In this expression η , K and T represent ideality factor of diode, Boltzmann constant and absolute ambient temperature respectively. Now by transforming Y-parameters to Z-parameters, R_g , R_s and R_d can be extracted from the $Re(Z_{ij})$ curves. By multiplying ω by imaginary parts of impedances, following expressions are obtained

$$\text{Im}(\omega Z_{11}) = \omega^2 (L_s + L_g) - \frac{1}{C_{gf}} - \frac{1}{C_{sf}} \quad (11)$$

$$\text{Im}(\omega Z_{12}) = \omega^2 L_s - \frac{1}{C_{sf}} \quad (12)$$

$$\text{Im}(\omega Z_{22}) = \omega^2(L_s + L_d) - \frac{1}{C_{df}} + \frac{1}{C_{sf}} \quad (13)$$

The $\omega \text{Im}(Z_{ij})$ versus ω^2 plot is shown in Fig.7. Slope of these curves can be used to extract values of L_g , L_d and L_s respectively. The imaginary part of the Z-parameters increases linearly with frequency but real part is independent from frequency variations. The value of R_c is determined by forming following equations by using pinch off Z-parameters as follows

$$\text{Re}(Z_{22}^{pinch-off}) = R_s + R_d \quad (14)$$

Also, from equation (10) it is noted that

$$\text{Re}(Z_{22}) = R_c + R_d + R_e \quad (15)$$

$$R_c = \text{Re}(Z_{22}) - \text{Re}(Z_{22}^{\text{pinch-off}}) \quad (16)$$

2.5 Intrinsic parameters extraction:

The intrinsic part of our device can be described by the following Y-parameters,

$$Y_{\text{lint}} = \frac{\omega^2 C_{gs}^2 R_{gs}}{\delta} + \frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} + j\omega \left(\frac{C_{gs}}{\delta} + \frac{C_{gd}}{\theta} \right) \quad (17)$$




Figure 5 Variation of imaginary Y-parameters with frequency

$$Y_{12\text{int}} = -\frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} - j\omega \frac{C_{gd}}{\theta} \quad (18)$$

$$Y_{21\text{int}} = g_m e^{-j\omega\tau} - \frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} - j\omega \frac{C_{gd}}{\theta} \quad (19)$$

$$Y_{22\text{int}} = g_{ds} + \frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} + j\omega \left(C_{ds} + \frac{C_{gd}}{\theta} \right) \quad (20)$$

Where

$$\delta = 1 + u^2 \quad (21)$$

$$u = \omega C_{gs} R_{gs} \quad (22)$$

$$\theta = 1 + v^2 \quad (23)$$

$$v = \omega C_{gd} R_{gd} \quad (24)$$





Figure 6 Small signal equivalent circuit under cold FET pinch-off biasing

Therefore, the value of individual intrinsic parameter can be derived from equations (17) to (20) by separating real and imaginary parts of $Y_{11\text{int}}$, $Y_{12\text{int}}$, $Y_{21\text{int}}$ and $Y_{22\text{int}}$ and using following expressions

$$C_{gd} = -(1 - v^2) \frac{\text{Im}(Y_{12\text{int}})}{\omega} \quad (25)$$

$$R_{gd} = \frac{v}{(1 + v^2) \text{Im}(Y_{12\text{int}})} \quad (26)$$

$$C_{gs} = (1 + u^2) \frac{\text{Im}(Y_{11\text{int}}) + \text{Im}(Y_{12\text{int}})}{\omega} \quad (27)$$

Figure 7 Variation of $\omega \cdot \text{Im}(Z_{ij})$ with ω^2

$$R_{gs} = \frac{u}{1-u^2} \text{Im}(Y_{11\text{int}} + Y_{12\text{int}}) \quad (28)$$

$$g_m = |Y_{21\text{int}} - Y_{12\text{int}}| \quad (29)$$

$$\tau = -\frac{1}{\omega} \arctan\left(\frac{\text{Im}(Y_{21\text{int}} - Y_{12\text{int}})}{\text{Re}(Y_{21\text{int}} - Y_{12\text{int}})}\right) \quad (30)$$

$$C_{ds} = \frac{\text{Im}(Y_{22\text{int}} + Y_{12\text{int}})}{\omega} \quad (31)$$

$$g_{ds} = \text{Re}(Y_{22\text{int}} + Y_{12\text{int}}) \quad (32)$$

2.6 Modeling device gains and important figures of merits:

Paper models following figure of merits for proposed unique device

Transducer power gain (G_{TP})

$$G_{TP} = \frac{P_L}{P_A} \quad (33)$$

For $S_{12}=0$ values unilateral transducer power gain (G_{UTP}) is obtained as

$$G_{UTP} = \frac{P_L}{P_{A_{S_{12}=0}}} \quad (34)$$

Available power gain (G_{AP})

$$G_{AP} = \frac{P_{avo}}{P_A} \quad (35)$$

Since $P_{avo} \leq P_A$, thus power gain $G_{AP} \geq G_{TP}$

Maximum available gain (G_{MAX}) occurs for the simultaneous conjugate match at the input and output port if the transistor is unconditionally stable i.e. ($k > 1$) and given as

$$G_{MAX} = \frac{|S_{21}|}{|S_{12}|} \left(k \pm \sqrt{k^2 - 1} \right) \quad (36)$$

Where k represents stability factor of device and obtained as

$$k = \frac{1 + |S_{11}S_{22} - S_{21}S_{12}|^2 - |S_{11}|^2 - |S_{22}|^2}{2|S_{12}S_{21}|} \quad (37)$$

Maximum stable gain (G_{MS}) occurs when the two port are resistively loaded till stability factor becomes unity i.e. ($k = 1$), G_{MAX} of the two port of equation (36) becomes maximum stable gain and obtained as

$$G_{MS} = \frac{|S_{21}|}{|S_{12}|} \quad (38)$$

Maximum unilateral transducer power gain (G_{UTPM}) is obtained when the transistor becomes unconditionally stable and obtained as

$$G_{UTPM} = \frac{|S_{21}|^2}{(1-|S_{11}|^2)(1-|S_{22}|^2)} \quad (39)$$

Maximum unilateral power gain (G_{UPM}) is largest gain and obtained as

$$G_{UPM} = \frac{\left| \frac{1}{2} \frac{S_{21}}{S_{12}} - 1 \right|^2}{k \left| \frac{S_{21}}{S_{12}} - \text{Re} \left(\frac{S_{21}}{S_{12}} \right) \right|} \quad (40)$$

Current gain $|H_{21}|$ is important and used to obtain cut off frequency of device

$$|H_{21}| = \frac{2S_{12}}{(1-S_{11})(1+S_{22}) + S_{12}S_{21}} \quad (41)$$

Cut off frequency (f_i) for DCDMG AlGa_N HEMT at which short circuit current gain rolls off to 0 dB can be obtained as

$$f_i = \frac{g_m}{2\pi(C_{gs} + C_{gd})[1 + (R_s + R_d)g_{ds}] + C_{gd}g_m(R_s + R_d)} \quad (42)$$

Maximum oscillation frequency (f_{max}) can be determined by using intrinsic and extrinsic components of device as

$$f_{max} = \frac{f_i}{2\sqrt{((R_g + R_s + R_{gs})g_{ds} + 2\pi f_i C_{gd} R_g)}} \quad (43)$$

Evaluated parameters are listed as follows:

Table 1 Extracted parameters values at $V_{ds}=24V$ and $V_{gs}=-1V$ for gate size $100\mu m^2$

| Parameter | Value | Parameter | Value |
|-----------|----------|-----------|--------|
| g_m | 800mS/mm | R_d | 11.2Ω |
| C_{gs} | 1.23fF | L_s | 0.6pH |
| C_{gd} | 2.22fF | L_g | 42.4pH |
| C_{ds} | 2.12fF | L_d | 52.5pH |
| g_{ds} | 500mS/mm | C_{pg} | 18fF |
| R_{gs} | 3.1Ω | C_{pd} | 23fF |
| R_{gd} | 1.8KΩ | C_{pgd} | 13fF |
| τ | 0.91pS | C_{gdi} | 18fF |
| R_s | 4.2Ω | C_{gsi} | 18fF |
| R_g | 6.5Ω | C_{dsi} | 5fF |

3. RESULTS AND DISCUSSIONS

Fig.8 shows simulated and experimental [26] output current voltage characteristics of device for various gate-to-source voltages (V_{gs}). Fig.9 shows simulated and experimental [26] input characteristics of DMG AlGa_N/Ga_N HFET. It is evident from graph that gate voltage has effective control on drain current in DE mode of operation. The device stability analysis has been done with the help of Smith plots. The model and experimental [27] S_{11} and S_{22} are shown in Fig.10 and Fig.11 respectively. Smith plots analysis reveals that proposed device capacitance increases with frequency. At the lowest input frequency the input reflection coefficient $S_{11}=+1$ and represents maximum reflection and open circuit. But with the rise in frequency, the input reflection coefficient moves towards clockwise direction in the circle of capacitance and approaches to the matching point at $S_{11}=0$. Since, at the matching point no reflections would occur because of the impedance matching and confirms better functionality of device at higher frequency range. These model results and experimental results are also compared in the smith chart and are matching with the experimental data of similar size AlGa_N/Ga_N HFET devices.

In Fig. 12 and Fig.13, values of the transmission coefficients (S_{21}) and (S_{12}) for a gate bias of -1 V are plotted on smith chart, with that of experimental data [27] and found to be trending with reported experimental. Graphs show that with rise in frequency, both the transmission coefficients move towards clockwise direction in the circle of inductances.




Figure 8 Output current voltage (I_d - V_{ds}) characteristics simulated (lines) experimental (symbols)




Figure 9 Input (I_d - V_{gs}) characteristics at $V_{ds}=5V$ simulated (lines) experimental (symbols)

The device gains are plotted as a function of frequency at a gate bias of $V_{gs}=-1V$ in Fig. 14. The gain are also compared with experimental [17] [26] results and found to be within the limit of tolerance ($\pm 5\%$). Graph clearly demonstrates that the gains decrease with the rise in frequency and the cut-off frequency (f_t) occurs at 68 GHz and maximum oscillation (f_{max}) occurs at 178GHz. In Fig. 15, the variation of capacitances i.e. C_{gd} , C_{gs} and C_{ds} are demonstrated with the frequency. The capacitive elements values are found to be almost constant within the desired frequency range as shown thus assuring high extraction precision. Fig.16 demonstrates the variation of cutoff frequency with V_{gs} at the $V_{ds}=24V$. Fig.17 shows variation of transconductance with V_{gs} . Similarly variation of drain conductance with V_{ds} is shown by Fig.18. These plots also show comparison of model with experimental results [26] [28] and found to be in good agreement.




Figure 10 S_{11} smith plot at bias $V_{ds}=24V$ and $V_{gs}=-1V$, between $f_{start}=1GHz$ and $f_{stop}=200 GHz$




Figure 11 S_{22} -smith plot at bias $V_{ds}=24V$ and $V_{gs}=-1V$, between $f_{start}=1GHz$ and $f_{stop}=200 GHz$




Figure 12 S_{12} on smith chart at bias $V_{ds}=24V$ and $V_{gs}=-1V$, between $f_{start}=1GHz$ and $f_{stop}=200 GHz$




Figure 13 S_{21} on smith chart at bias $V_{ds}=24V$ and $V_{gs}=-1V$, between $f_{start}=1GHz$ and $f_{stop}=200 GHz$




Figure 14 Variation of gains with frequency at $V_{ds}=24V$ and $V_{gs}=-1V$




Figure 15 Intrinsic capacitances versus frequency plot model (circles) experimental (triangles) at $V_{ds}=24V$ $V_{gs}=-1V$




Figure 16 Variation of cutoff frequency with V_{gs} model (line) simulation (symbol) at $V_{ds}=5V$




Figure 17 Transconductance (g_d) versus V_{gs} plot




Figure 18 Variation of drain conductance (g_d) with V_{ds} at $V_{gs}=-1$ model (line) and experimental (dashed line with triangles)

4. CONCLUSIONS




Finally it can be concluded that the extracted 20-elements based small signal model of dual material gate $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}$ HFET structure is accurate and predict device behavior correctly for microwave range of frequencies. Parameters extracted using direct extraction method as a cold FET structure using low frequency signal to ensures extraction accuracy for the model. Device structure also simulated for input and output characteristics and results are compared with experimental data to analyze overall device behavior after optimization and due calibration process. The small signal model predicts maximum oscillation frequency (f_{max}) of 178 GHz and cut-off frequency (f_c) of 68 GHz. Some important figure of merits are also modeled and compared these include current gain $|H_{21}|$, transducer power gain (G_{TP}), maximum stable gain (G_{MS}), transconductance (g_m), drain conductance (g_d), stern stability factor (k), available power gain (G_{AP}) and time delay (τ) to assess overall microwave performance of enhanced device. All the extracted results are checked for consistency and accuracy keeping in mind permissible tolerances ($\pm 5\%$) during comparison with experimental data.

REFERENCES

- [1] T. R. Lenka and A. K. Panda, "AlGaIn/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers," *Pramana*, vol. 79, pp. 151-163, 2012.
- [2] R. K. Yadav, P. Pathak and R. M. Mehra, "IV CHARACTERISTICS AND TRANSCONDUCTANCE MODELING FOR DUAL CHANNEL AlGaIn/GaN MODFETs," *IJRET*, vol. 4, pp. 430-436, 2015.
- [3] O. Ueda and S. J. Pearton, "Materials and Reliability Handbook for Semiconductor Optical and Electron Devices", Springer-Verlag New York, 2013.
- [4] J. W. Chung, W. E. Hoke, E. M. Chumbes and T. Palacios, "AlGaIn/GaN HEMT With 300-GHz," *IEEE Electron Device Letters*, vol. 31, pp. 195-197, Mar 2010.
- [5] W. Long, H. Ou, J. M. Kuo and K. K. Chin, "Dual-material gate (DMG) field effect transistor," *IEEE Transactions on Electron Devices*, vol. 46, pp. 865-870, May 1999.
- [6] A. Jarndal, "Measurements uncertainty and modeling reliability of GaN HEMTs," in *Proceeding of IEEE International Conference on Modeling*, 2013.
- [7] G. L. Bilbro and R. J. Trew, "A Five-Parameter Model of the AlGaIn/GaN HFET," *IEEE Transactions on Electron Devices*, vol. 62, pp. 1157-1162, Apr 2015.
- [8] A. Van_der_Ziel and J. W. Ero, "Small-signal high frequency theory of field-effect transistors," *IEEE Trans. Electron Devices*, vol. 11, p. 128, 1964.
- [9] S. Arulkumaran, G. I. Ng, S. Vicknesh, H. Wang, K. S. Ang, J. P. Y. Tan, V. K. Lin, S. Todd, G.-Q. Lo and S. Tripathy, "Direct current and microwave characteristics of sub-micron AlGaIn/GaN high-electron-mobility transistors on 8-inch Si (111) substrate," *Japanese Journal of Applied Physics*, vol. 51, p. 111001, 2012.
- [10] O. Hartin and B. Green, "AlGaIn/GaN HEMT TCAD simulation and model extraction for RF applications," in *2010 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, 2010.
- [11] Silvaco, "ATLAS Users Manual," 4701, Patrick Henery Drive, bldg.1, Santa Clara, CA 95054, 2009.
- [12] A. Z. D. Landa, J. E. Zuniga-Juarez, J. A. Reynoso-Hernandez, M. C. Maya-Sanchez, E. L. Piner and K. J. Linthicum, "A New and Better Method for Extracting the Parasitic Elements of On-Wafer GaN Transistors," in *Proc. IEEE/MTT-S Int. Microwave Symp*, 2007.
- [13] R. Köprü, H. Kuntman and B. S. Yarman, "On numerical design technique of wideband microwave amplifiers based on GaN small-signal device model," *Analog Integrated Circuits and Signal Processing*, vol. 81, p. 71, Oct 2014.
- [14] A. Jarndal, R. Essaadali and A. B. Kouki, "A Reliable Model Parameter Extraction Method Applied to AlGaIn/GaN HEMTs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, pp. 211-219, Feb 2016.
- [15] A. Jarndal, "Parasitic elements extraction of AlGaIn/GaN HEMTs on SiC substrate using only pinch-off S-parameter measurements," in *26th International Conference on Microelectronics-2014 (ICM)*, 2014.
- [16] G. Dambrine, A. Cappy, F. Heliodore and E. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microwave Theory Tech*, vol. 36, p. 1151, 1988.
- [17] G. Crupi, A. Raffo, D. M. M.-P. Schreurs, G. Avolio, V. Vadalà, S. Di Falco, A. Caddemi and G. Vannini, "Accurate GaN HEMT nonquasi-static large-signal model including dispersive effects," *Microwave and Optical Technology Letters*, vol. 53, pp. 692-697, 2011.
- [18] Y. Jia, Y. Xu, Y. Wu, R. Xu, J. Zhou, T. Chen and B. Zhang, "A robust small-signal equivalent circuit model for AlGaIn/GaN HEMTs up to 110 GHz," in *Proc. IEEE MTT-S Int. Microwave Workshop Series Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)*, 2016.
- [19] A. Jarndal and G. Kompa, "A new small-signal modeling approach applied to GaN devices," *IEEE Trans Microwave Theory Tech*, vol. 2005, p. 3440, 2005.

- [20] Y. L. Lai and K. H. Hsu, "A new pinch off cold FET method to determine parasitic capacitance of FET equivalent circuit," *IEEE Trans Microw Theory Tech*, vol. 49, p. 2001, 2001.
- [21] U. K. Mishra and M. Guidry, "Lateral GaN Devices for Power Applications (from kHz to GHz)," in *Power GaN Devices*, Springer, 2017, pp. 69-99.
- [22] M. Teng, H. Yue, C. Chi and M. Xiaohua, "A new small-signal model for asymmetrical AlGaIn/GaN HEMTs," *Journal of Semiconductors*, vol. 31, p. 064002, 2010.
- [23] T. K. Chiang, "A two-dimensional analytical subthreshold behavior model for short-channel dual-material gate (DMG) AlGaAs/GaAs HFETs," in *Proc. IEEE Int. Conf. of Electron Devices and Solid-State Circuits (EDSSC)*, 2009.
- [24] R. A. Minasian, "Simplified GaAs MESFET model to 10 GHz", *Electron Device Lett*, vol. 13, p. 549, 1977.
- [25] M. Berroth and R. Bosch, "Broad-band determination of the FET small signal equivalent circuit," *IEEE Trans. Microwave Theory Tech*, vol. 38, p. 891, 1990.
- [26] S. Bouzid-Driad, H. Maher, N. Defrance, V. Hoel, J. C. D. Jaeger, M. Renvoise and P. Frijlink, "AlGaIn/GaN HEMTs on Silicon Substrate With 206-GHz," *IEEE Electron Device Letters*, vol. 34, pp. 36-38, Jan 2013.
- [27] Y. Le, Z. Yingkui, Z. Sheng, P. Lei, W. Ke and M. Xiaohua, "Small-signal model parameter extraction for AlGaIn/GaN HEMT," *Journal of Semiconductors*, vol. 37, p. 034003, 2016.
- [28] Sen. Huang, K. Wei, Guoguo Liu et al., "High f_{max} high Johnson's figure of merit 0.2 μ m gate AlGaIn/GaN HEMTs on silicon substrate with AlN/SiN_x Passivation," *IEEE Electron Device Letter*, vol. 35, No.3, p. 315-317, Mar 2014.

BIBLIOGRAPHY OF AUTHORS

| | |
|---|---|
|  | <p>Rahis Kumar Yadav was born in India on 25th Nov, 1967. He received AMIE degree in Electronics and Communication Engineering from Institution of Engineers (India) in 1995 and M.Tech degree in Electronics Design and Technology from Tezpur University. He completed post graduate diploma in embedded system and VLSI design from CDAC and CVCP from cadence. He served in Indian Air Force as technocrat and has 10 years of experience as faculty of electronics and communication engineering. Presently he is part time research scholar in department of electronics and communication engineering, Sharda University, Greater Noida, India. He has authored four research articles for international journals and presented two in conferences. His research interests include modeling and simulation of semiconductor devices, embedded system and VLSI design. He is life corporate member of "The Institution of Engineers (India)" and life member of Indian Society of Technical Education.</p> |
|  | <p>Pankaj Pathak born in India. He received B.Sc. Physics and M.Sc. Physics specialization in electronics, all from Rohilkhand University, India in 1992 and 1994 respectively. He received his Ph.D. degree in electronic Science from University of Delhi in 2000. He also completed a postgraduate level course from Institution of Electronics & Telecommunication Engineers, Delhi. He is currently Director (R&D) with Kadenza Infosolutions Pvt. Ltd., India and adjunct faculty in school of engineering and technology, Sharda University. He was with department of electronic science, University of Delhi as Research Scholar/Lecturer from 1996 to 2000. He is life corporate member of Institution of Electronics & Telecommunication Engineers and member of Semiconductor Society of India. His research interests include semiconductor devices, wireless communication & microwave systems, VLSI and embedded system design. He has authored eight research papers in international journals, conferences and had two patents in IT industry.</p> |
|  | <p>R.M. Mehra, was born in New Delhi, India on January 17, 1945. He received B.Sc., M.Sc. and Ph.D. in Physics from University of Delhi, India in 1965, 1967 and 1973, won JSPS Fellowship. He has 38 years of academics and research experience with department of electronic science, University of Delhi, India. He has Supervised 42 Ph. D. research scholars and published 172 research papers in SCI journals with more than 2000 citations with h-index 24 (SCOPUS). His area of interest is electronic materials and devices. He has written various review articles, mainly on amorphous semiconductors, which have been widely accepted and recognized by international research community. Currently, he is Chief Editor of Invertis Journal of Renewable Energy, Journal of Scientific and Technology Research, Sharda University and member of Advisory Editorial Board of Materials Science, Poland. He executed more than 16 research projects sponsored by national (DRDO, UGC, DST, CSIR, MNRE, IUAC) and international (NSF, USA & JSPS, Japan) agencies. He has widely traveled abroad for research, teaching and consultancy assignments to universities in USA, Japan and Europe. He is member of several academic and professional bodies and has chaired Semiconductor Society (India).</p> |