TCAD Simulations and Small Signal Modeling of DMG AlGaN/GaN HFET

Rahis Kumar Yadav, Pankaj Pathak, R M Mehra
Department of Electronics and Communication Engineering, School of Engineering and Technology, Sharda University, Knowledge Park- III, Greater Noida, Uttar Pradesh, 201306, India

ABSTRACT
This article presents extraction of small signal model parameters and TCAD simulation of novel asymmetric field plated dual material gate AlGaN/GaN HFET first time. Small signal model is essential for design of LNA and microwave electronic circuit by using the proposed superior performance HFET structure. Superior performances of device are due to its dual material gate structure and field plate that can provide better electric field uniformity, suppression of short channel effects and improvement in carrier transport efficiency. In this article we used direct parameter extraction methodology in which S-parameters of device were measured using pinchoff cold FET biasing. The measured S-parameters are then transformed into Y-parameters to extract capacitive elements and then in to Z-parameters to extract series parasitic elements. Intrinsic parameters are extracted from Y-parameters after de-embedding all parasitic elements of device. Microwave figure of merits of device are also studied for proposed HFET. The important figure of merits of device reported in the paper include transconductance, drain conductance, current gain, transducer power gain, available power gain, maximum stable gain, maximum frequency of oscillation, cut-off frequency, stability factor and time delay. Reported results are validated with experimental and simulation results for consistency accuracy.

Corresponding Author:
Rahis Kumar Yadav,
Department of Electronics and Communication Engineering,
Sharda University,
Knowledge Park-III, Graeter Noida, Gautam Buddha Nagar, Uttar Pradesh, 201306, India.
Email: rahiskumaryadav@gmail.com

1. INTRODUCTION
Due to unique properties of GaN material, it is possible to obtain large current densities in GaN-based HFETs [1], [2]. GaN based devices are also very useful for high frequency high temperature microwave applications such as radar systems [3], [4]. In the recent past, studies have been done on asymmetric MOSFETs [5], junctionless FETs [6] and dual material gate AlGaAs/GaAs HEMTs structures that uses two metals of different work functions [7]. Since analytical models help us to understand internal solid state device physics thus expected to be consistent with physical behavior of device. An accurate small signal model of HFET is extremely valuable for designing of important active circuits generally used for high frequency applications [8-9].

These small signal compact models define physical characteristics and various limitations of active devices accurately [11], thus used for design of low noise power amplifiers by electronics and microwave engineers in industry. Small signal models of advanced devices are needed for CAD based simulations [12] for analysis and validation of newly developed device structures [13]. In present scenario, analytical models are much exploited for getting true feedback about optimization of fabrication process in semiconductor industries [14], [15]. In past most of small signal models developed for conventional HEMT structures are based on various approaches of device modelling [16], [17]. One of initial kind of detailed small signal
model that describe extraction procedure of FET structures, was proposed in 1988 by Dambrine, et al [18]. In recent past many researchers have developed variety of techniques and methods according to their used material system and conventional device structures [19], [20]. Requirement for development of small signal model for DMG AlGaN/GaN HEMT structure is felt since long but no such model for enhanced device structure is reported in recent past. In this paper we proposed small signal model for DMG GaN HFET structure incorporating field plate that can be exploited for advanced microwave circuit designs and for CAD based simulations.

It is possible to classify some existing modeling methods in three broad categories: whole optimization, partial optimization [21] and direct extraction methods [22], [23]. For the proposed DMG AlGaN/GaN HFET, the direct parameter extraction approach is used as it provides better consistency between parameter values and physical structure of device. This approach also facilitates extraction process to run faster than other techniques described earlier. Extraction is carried out using low as well as higher frequency as cold FET structure thus assures higher extraction accuracy [24]. Extracted small signal model parameters and dc as well as ac simulation results can provide clear insight about use of proposed device for microwave ranges of frequencies.

2. DEVICE STRUCTURE AND MODEL FORMULATION

2.1. Device Structure for Parameter Extraction and TCAD Simulations

Self explanatory schematic view of device structure of dual channel dual material gate Al_{0.3}Ga_{0.7}N/GaN HFET is shown in Figure 1(a). In the proposed unique device the dual material concepts are based on previously fabricated devices by W. Long et al. [7]. Epitaxial layers of HFET were grown by MOCVD on a 2.5-inch sapphire substrate. Drain and source terminal ohmic contacts were formed by Ti/Al/Ni/Au metal stacks, followed by rapid thermal annealing at 884°C for 50 seconds in nitrogen environment. Dual material gate was e-beam defined keeping total gate length of 1µm. Ni/Au metallization process was used to form dual metal gate Schottky contacts with the AlGaN cap layer. A Si₃N₄ surface passivation layer was deposited using PECVD. In order to reduce source inductance via-holes were formed using plasma dry etching. Field plate is formed to increase E-field uniformity that further reduces current collapse in device (Li, et al., 2016).

For completing the fabrication process of the device using 100µm² gate area a standard gold plated air bridge process was used. Metals M₁ (Au) and M₂ (Ni) having work functions \( \phi_{M1} (=5.3 \text{eV}) \) and \( \phi_{M2} (=4.4 \text{eV}) \) respectively define dual metal gate with width \( W (=100 \mu\text{m}) \) for the device. A 3nm AlGaN cap layer forms interface between n-Al_{0.3}Ga_{0.7}N layer of 18 nm thickness that is followed by UID AlGaN spacer layer of 3 nm thickness. Purpose of introducing UID AlGaN spacer layer is to reduce ionized impurity scattering. A 2µm thick GaN channel layer is used to form heterointerface that creates 2-DEG conductive channel in the device. Sapphire substrate is used for device structure as it can withstand higher operating temperature as a power switching device.

![Figure 1. (a) Cross sectional schematic of enhanced asymmetric DMG Al_{0.3}Ga_{0.7}N/GaN HFET (b) Small signal equivalent circuit model](image)

2.2. Analytical Small Signal Circuit Mode Description

Figure 1(b) represents small signal equivalent circuit model for the proposed unique device structure. \( R_g, R_s \), and \( R_d \) represent parasitic resistances of gate, source and drain respectively. \( L_s, L_d, L_g \)
IJECE
ISSN: 2088-8708

represent source, drain and gate electrodes inductances respectively. \( C_{pd}, C_{pg}, \) and \( C_{pdl} \) represent device contact pad capacitances between drain-source, gate-source and gate drain respectively. \( C_{pds}, C_{pgd}, \) and \( C_{pgi} \) are inter-electrodes capacitances between drain-source, gate-drain and gate-source respectively. \( R_{sg}, \) and \( R_{gd} \) represent input and output channel region resistances. \( C_{ds}, C_{gs}, \) and \( C_{gd} \) represent intrinsic capacitances between drain-source, gate-source and gate-drain respectively. \( g_{ds} \) and \( g_{m} \) represents drain conductance and transconductance of device. The \( g_{m} V_{gs} \) in small signal model represent current generator in the output circuit, where \( V_{gs} \) represents as gate to source voltage with a phase shift of \( e^{-j\omega} \). Symbol \( \tau \) represents transit time through the velocity saturated region of the 2DEG-channel. The \( \omega \) is angular frequency (rad/sec) of the applied RF signal at gate terminal of device.

2.3. Method for Parameter Extraction

Parameter extraction is performed by using direct method as suggested by Minasian [25] and later modified by Dambrine et al [18] and Berruth and Bosch [26]. Initially S-parameter extraction is carried out for shunt extrinsic elements of device under pinch off mode of biasing keeping frequency within 5GHz range thereafter for series elements at higher frequency range. These measured S-parameters are then successively transformed into Y-parameters and then into Z-parameters in order to obtain values of all the shunt and series parasitic elements. Again after de-embedding of all the parasitic elements, the intrinsic Y-parameters are obtained. At the end intrinsic elements are derived by separating real and imaginary parts of intrinsic Y-parameters.

2.4. Extrinsic Parameters Extraction and Analytical Expressions

The extrinsic capacitive elements are extracted from imaginary Y-parameters under pinch-off condition \((V_{gs} < V_{p,\text{pinch-off}} \) and \( V_{ds}=0V)\). Now the equivalent voltage controlled current source forming intrinsic part of device is disabled. In case of low frequency input in the range of 5 GHz, the whole circuit can be treated as a capacitive network as shown in Figure 2(a). Following Equations can appropriately describe the relationship between extrinsic capacitances and imaginary parts of the Y-parameters under pinched off condition:

\[
\text{Im}(Y_{11}) = j\omega \left( C_{pp} + C_{ps} + C_{pg} + C_{pdp} + C_{pgd} + C_{pad} \right) \tag{1}
\]

\[
\text{Im}(Y_{12}) = \text{Im}(Y_{21}) = -j\omega \left( C_{pdp} + C_{pgd} + C_{pad} \right) \tag{2}
\]

\[
\text{Im}(Y_{22}) = j\omega \left( C_{dps} + C_{psd} + C_{pgp} + C_{pdp} + C_{pad} \right) \tag{3}
\]

In Figure 2(b) imaginary Y-parameter curves with in frequency range of 5GHz are shown. It is clear that Y-parameters have sufficient linearity at low frequency range (below 5GHz). Therefore, the parasitic capacitances can be safely extracted from the slope of imaginary Y-parameter curves. Here, \( C_{pp}, C_{pg}, \) and \( C_{pdp} \) provide intrinsic substitute of pinched of cold FET part of circuit. Assumption is made as [27]

\[
C_{dps} = 12C_{pd} \tag{4}
\]

Due to asymmetric device structure ratio of gate-drain spacing with that of gate-source spacing is 1.5. So the relationship of its capacitance can be expressed as

\[
C_{pgp} = 1.5C_{pdp} \tag{5}
\]

Since size and shape of all pads are same so these capacitances can be treated as equal in value as

\[
C_{pg} = C_{pd} = C_{pad} \tag{6}
\]

Considering device structure \( C_{dps} \) is larger than pad capacitances. An assumption is made here as

\[
C_{pdp} = C_{pgd} \tag{7}
\]

TCAD Simulations and Small Signal Modeling of DMG AlGaN/GaN HFET (Rahis Kumar Yadav)
Under high frequency small input signal with gate forward biased \((V_{gs} \geq 0)\) drain at zero potential \((V_{ds} = 0)\), small signal equivalent circuit is reduced as in Figure 3(a). In this condition gate leakage current \((I_{g})\) flows and internal device capacitances are shunted with conductance open circuited. Since all inter electrodes capacitances are inside of parasitic resistance so no approximation needed by keeping precision of compact model as intact. At this specific bias point, the following simplified Equations of Z-parameters are valid:

\[
Z_{11} = R_y + R_t + \frac{R}{1+r} + \frac{\eta KT}{qI} + j\omega (L_y + L_t) + \frac{1}{j\omega C_{sf}} + \frac{1}{j\omega C_{gf}}
\]  

\[
Z_{12} = Z_{21} = R_y + \frac{R}{r} + j\omega L_y + \frac{1}{j\omega C_{gf}}
\]  

\[
Z_{22} = R_y + R_d + R_t + j\omega (L_y + L_d) + \frac{1}{j\omega C_{sf}} + \frac{1}{j\omega C_{gf}}
\]

\[ (8) \]

\[ (9) \]

\[ (10) \]

Figure 2. (a) Reduced equivalent circuit under low frequency cold FET pinchoff condition  
(b) Imaginary Y-parameters versus frequency plot

In the above expressions, \(R_c\), represents channel resistance and \(r\) represents ratio of channel resistance between gate to drain and gate to source i.e \((r = R_{cgs} / R_{cgs})\). As per our proposed asymmetric device structure value of \(r\) is 1.5 considering source and drain separation from gate. \(C_{df}, C_{gf}\) and \(C_{sf}\) represent fringing capacitances resulting at drain, gate and source terminals respectively in cold FET high frequency equivalent circuit. Also \(\eta KT/qI\) in Equation (8) gives the differential resistance of the Schottky diode. In this expression, \(\eta, K\) and \(T\) represent ideality factor of diode, Boltzmann constant and absolute ambient temperature respectively. Now by transforming Y-parameters in to Z-parameters, \(R_y, R_t\) and \(R_d\) can be extracted from the Re \((Z_{ij})\) curves. By multiplying \(\omega\) by imaginary parts of impedances, following expressions are obtained

\[
\text{Im}(\omega Z_{11}) = \omega^2 (L_y + L_t) - \frac{1}{C_{gf}} - \frac{1}{C_{gf}}
\]  

\[
\text{Im}(\omega Z_{12}) = \omega^2 L_y - \frac{1}{C_{gf}}
\]  

\[
\text{Im}(\omega Z_{22}) = \omega^2 (L_y + L_d) - \frac{1}{C_{sf}} + \frac{1}{C_{gf}}
\]  

\[ (11) \]

\[ (12) \]

\[ (13) \]
The \( \omega \text{Im}(Z_{ij}) \) versus \( \omega^2 \) plot is shown in Figure 3(b). Slope of these curves can be used to extract values of \( L_g \), \( L_d \) and \( L_s \) respectively. The imaginary part of the Z-parameters increases linearly with frequency but real part is independent from frequency variations. The value of \( R_c \) is determined by forming following Equations by using pinch off Z-parameters as follows

\[
\text{Re}(Z_{22, \text{pinch-off}}) = R_c + R_d
\]  

(14)

Also, from Equation (10) it is noted that

\[
\text{Re}(Z_{22}) = R_c + R_d + R_g
\]  

(15)

\[
R_g = \text{Re}(Z_{22}) - \text{Re}(Z_{22, \text{pinch-off}})
\]  

(16)

2.5. Intrinsic Parameters Extraction and Analytical Expressions

The intrinsic part of the device can be described by the following Y-parameters:

\[
Y_{11\text{int}} = \frac{\omega^2 C_g^2 R_g}{\delta} + \frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} + j\omega \left( \frac{C_{gs}}{\delta} + \frac{C_{gs}}{\theta} \right)
\]  

(17)

\[
Y_{12\text{int}} = -\frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} - j\omega \frac{C_{gd}}{\theta}
\]  

(18)

\[
Y_{21\text{int}} = g_{ds} e^{-j\omega t} \frac{\omega^2 C_{gd}^2 R_{gd}}{\theta} - j\omega \frac{C_{gd}}{\theta}
\]  

(19)

\[
Y_{22\text{int}} = g_{ds} + \frac{\omega^2 C_{gs}^2 R_{gd}}{\theta} + j\omega \left( C_{gs} + \frac{C_{gd}}{\theta} \right)
\]  

(20)

where

\[
\delta = 1 + u^2
\]  

(21)

\[
u = \omega C_{gs} R_{gs}
\]  

(22)

\[
\theta = 1 + v^2
\]  

(23)

\[
v = \omega C_{gd} R_{gd}
\]  

(24)

Therefore, the value of individual intrinsic parameter can be derived from Equations (17) to (20) by separating real and imaginary parts of \( Y_{11\text{int}}, Y_{12\text{int}}, Y_{21\text{int}} \) and \( Y_{22\text{int}} \) and using following expressions

\[
C_{gd} = -(1 - v^2) \frac{\text{Im}(Y_{12\text{int}})}{\omega}
\]  

(25)

\[
R_{gd} = \frac{v}{(1 + v^2) \text{Im}(Y_{12\text{int}})}
\]  

(26)

\[
C_{gs} = (1 + u^2) \frac{\text{Im}(Y_{11\text{int}}) + \text{Im}(Y_{12\text{int}})}{\omega}
\]  

(27)

\[
R_{gs} = \frac{u}{1 - u^2} \text{Im}(Y_{11\text{int}} + Y_{12\text{int}})
\]  

(28)

TCAD Simulations and Small Signal Modeling of DMG AlGaN/GaN HFET (Rahis Kumar Yadav)
\[ g_m = |Y_{11\text{int}} - Y_{12\text{int}}| \]  

\[
\tau = -\frac{1}{\omega} \arctan \left( \frac{\text{Im}\{Y_{11\text{int}} - Y_{12\text{int}}\}}{\text{Re}\{Y_{11\text{int}} - Y_{12\text{int}}\}} \right)
\]

\[
C_{ds} = \frac{\text{Im}\{Y_{22\text{int}} + Y_{12\text{int}}\}}{\omega}
\]

\[
g_{ds} = \text{Re}\{Y_{22\text{int}} + Y_{12\text{int}}\}
\]

Figure 3. (a) Reduced cold FET high frequency equivalent circuit under forward gate bias \((V_{gs} > 0)\) (b) \(\omega\text{Im}\{(Z_d)\} \) versus \(\omega^2\) plot

Extrinsic parameters as listed in Table 1, are extracted for 1x100\,\mu m^2 gate size device at ambient temperature \((T) = 305K\). The capacitances are extracted for \(f_L = 0\) to 5\,GHz, \(V_{gs} = -8V\), \(V_{ds} = 0V\). For series inductances and resistances, \(f_H = 5\) to 200\,GHz, \(V_{gs} = -3V\), \(V_{ds} = 0V\) is applied. Intrinsic parameters as listed in Table 2, are extracted from S-parameters measured at \(V_{ds} = 10V\) and \(V_{gs} = -1V\), \(T = 305K\), \(f_H = 5\) to 200 \,GHz. These parameters are also validated with recently reported results [28] [29].

<table>
<thead>
<tr>
<th>Extrinsic Parameters</th>
<th>(L_g)</th>
<th>(C_{ds})</th>
<th>(R_g)</th>
<th>(C_{gs})</th>
<th>(R_{gs})</th>
<th>(C_{dsi})</th>
<th>(C_{gsi})</th>
<th>(C_{gdi})</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>42.4pH</td>
<td>0.6pH</td>
<td>52.5pH</td>
<td>11.2,\Omega</td>
<td>4.2,\Omega</td>
<td>18fF</td>
<td>13fF</td>
<td>18fF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Intrinsic Parameter</th>
<th>(C_{dd})</th>
<th>(C_{gs})</th>
<th>(C_{ds})</th>
<th>(R_g)</th>
<th>(R_{gd})</th>
<th>(g_m)</th>
<th>(g_{ds})</th>
<th>(\tau)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>2.22fF</td>
<td>1.23fF</td>
<td>2.12fF</td>
<td>1.8K,\Omega</td>
<td>3.1,\Omega</td>
<td>500mS/mm</td>
<td>800mS/mm</td>
<td>0.91pS</td>
</tr>
</tbody>
</table>

2.6. Characterization and Modelling of Microwave Figures of Merits

Microwave performance of device was characterized using Agilent Technologies N5230A network analyzer. The system calibration ensured with a short-open load-through calibration standard. Figure 4 shows block diagram for extraction of S-parameters by using two port matching lossless output and input network. Circuit shows \(E_s\), \(Z_s\), and \(Z_L\) as excitation source, source impedance and load impedances respectively. \(P_i\), \(P_A\), \(P_L\) and \(P_{avo}\) represent input power, available input power, power delivered to load and available power at output respectively.

Paper models following figure of merits for proposed unique device P

Transducer power gain \((G_{TP})\)
For $S_{12}=0$ values unilateral transducer power gain ($G_{UTP}$) is obtained as

$$G_{UTP} = \frac{P_L}{P_{A_{t=0}}}$$  \hspace{1cm} (34)$$

Available power gain ($G_{AP}$)

$$G_{AP} = \frac{P_{avo}}{P_A}$$  \hspace{1cm} (35)$$

Since $P_{avo} \leq P_A$, thus power gain $G_{AP} \geq G_{TP}$

Maximum available gain ($G_{MAX}$) occurs for the simultaneous conjugate match at the input and output port if the transistor is unconditionally stable i.e. ($k>1$) and given as

$$G_{MAX} = \frac{|S_{21}|}{|S_{12}|} \left( k \pm \sqrt{k^2 - 1} \right)$$  \hspace{1cm} (36)$$

Where $k$ represents stability factor of device and obtained as

$$k = \frac{1 + |S_{11}S_{22} - S_{21}S_{12}|^2 - |S_{11}|^2 - |S_{22}|^2}{2|S_{11}S_{22}|}$$  \hspace{1cm} (37)$$

Maximum stable gain ($G_{MS}$) occurs when the two port are resistively loaded till stability factor becomes unity i.e. ($k = 1$), $G_{MAX}$ of the two port of Equation (36) becomes maximum stable gain and obtained as

$$G_{MS} = \frac{|S_{21}|}{|S_{12}|}$$  \hspace{1cm} (38)$$

Maximum unilateral transducer power gain ($G_{UTPM}$) is obtained when the transistor becomes unconditionally stable and obtained as

$$G_{UTPM} = \frac{|S_{21}|^2}{\left(1 - |S_{11}|^2\right)\left(1 - |S_{22}|^2\right)}$$  \hspace{1cm} (39)$$

Maximum unilateral power gain ($G_{UPM}$) is largest gain and obtained as

$$G_{UPM} = \frac{1}{k} \frac{\left| \frac{S_{21}}{S_{12}} - 1 \right|^2}{\mathrm{Re} \left( \frac{S_{21}}{S_{12}} \right)}$$  \hspace{1cm} (40)$$

Current gain $|H_{21}|$ is important and used to obtain cut off frequency of device

$$|H_{21}| = \frac{2S_{12}}{(1-S_{11})(1+S_{22})+S_{12}S_{21}}$$  \hspace{1cm} (41)$$

Cut off frequency ($f_t$) for DCDMG AlGaN HEMT at which short circuit current gain rolls off to 0 dB can be obtained as
Maximum oscillation frequency \( (f_{\text{max}}) \) can be determined by using intrinsic and extrinsic components of device as

\[
f_{\text{max}} = \frac{f_0}{2\sqrt{(R_g + R_s + R_{gs})g_{ds} + 2\pi f_0 C_{gs} R_g}}
\]  

(43)

\[
f_0 = \frac{g_m}{2\pi(C_m + C_{gs})[1 + (R_s + R_g)g_{ds}] + C_{ds}g_m(R_s + R_g)}
\]  

(42)

Figure 4. Block diagram of matching impedance network for s-parameters measurement

3. RESULTS AND DISCUSSIONS

We used MATLAB and Silvaco TCAD ISE [13] as modeling and device simulation tools respectively for our research work. GaN material based device models (print srh, albrct.n) and polarization based models are applied for considering piezoelectric and spontaneous polarization effects at the heterointerface of the GaN device structure as described in ATLAS user manual of Sivaco TCAD. Figure 5(a) shows comparison of simulated [13] and experimental [30] output current voltage characteristics of device for various gate-to-source voltages \( (V_{gs}) \). Figure 5(b) shows comparison of simulated and experimental [30] input characteristics of DMG AlGaN/GaN HFET. It is evident from graph that gate has effective control on drain current in DE mode of operation.

The device stability analysis has been done with the help of Smith plots. Figure 6(a) shows model and measured s-parameters [29]. Smith plots analysis reveals that proposed device capacitance increases with frequency. At the lowest input frequency the input reflection coefficient, i.e. \( S_{11} \), represents maximum reflection and open circuit. With the rise in frequency the input reflection coefficient moves towards clockwise direction in the circle of capacitance and approaches to the matching point at \( S_{11}=0 \). Since, at the matching point no reflections would occur because of the impedance matching and this confirms good performance of device at higher frequency range. Similarly output reflection coefficient \( S_{22} \) moves from maximum reflection to minimum reflection towards matching point in the circle of capacitances. Graphs also depicts that with rise in frequency, both the transmission coefficients (\( S_{21} \) and \( S_{12} \)) move towards clockwise direction in the circle of inductances assuring good performance of device at microwave frequency range.

Figure 5. (a) Output current voltage \( (I_d-V_{ds}) \) characteristics simulated (dashed lines with symbols) experimental (solid lines symbols) (b) Transfer \( (I_d-V_{gs}) \) characteristics curve
The device simulation and measured gains [19], [30] are plotted as a function of frequency at a gate bias of $V_{gs} = -1$V in Figure 6(b). On comparison the results and found to be within close conformity thus validating device performance in microwave frequency range. Graph clearly demonstrates that the gains decrease with the rise in frequency and the cut-off frequency ($f_t$) occurs at 68 GHz and maximum oscillation ($f_{max}$) occurs at 178GHz. In Figure 7(a), the variation of capacitances i.e. $C_{gd}$, $C_{gs}$, $C_{gg}$ and $C_{ds}$ are demonstrated with the rise in frequency. It clearly shows that capacitance values remain almost constant up to 200GHz frequency range that is covering maximum oscillation frequency of device. Figure 7(b) demonstrates the simulated and experimental variation of cutoff frequency with $V_{gs}$ at the $V_{ds} = 24$ V. Figure 8 shows variation of simulated and experimental transconductance with $V_{gs}$. Comparison of simulation and experimental results [30] validate device suitability for microwave range of frequency.

Figure 6. S-parameters (S11, S12, S21 and S22) plot on smith chart, simulated (dashed blue lines) measured (solid red lines) at bias $V_{ds} = 24$V and $V_{gs} = -1$V, frequency $f_{start} = 1$GHz and $f_{stop} = 200$ GHz (b) Gains versus frequency plot for $V_{ds} = 24$V and $V_{gs} = -1$V.

Figure 7 (a) Capacitances versus frequency plot model (dashed lines with circles) simulation (solid lines with diamonds) at $V_{ds} = 5$V and $V_{gs} = -1$V (b) Cutoff frequency versus $V_{gs}$ plot, simulation (solid line with diamonds) experimental (dashed line with circles) at $V_{ds} = 5$V

Figure 8 Transconductance ($g_{m}$) versus gate to source voltage ($V_{gs}$)

**TCAD Simulations and Small Signal Modeling of DMG AlGaN/GaN HFET** (Rahis Kumar Yadav)
4. CONCLUSION

Finally it can be concluded that the extracted small signal model parameters of dual material gate Al$_0.1$Ga$_{0.9}$N/GaN HFET structure are accurate and predict proposed device suitability for LNA that can operate in microwave range of frequencies. Device structure is simulated for analysis of transfer characteristics, output current voltage characteristics and microwave figure of merits. Simulated results are compared with experimental data to analyze device performance and behavior under dc biasing. We obtained maximum oscillation frequency ($f_{\text{max}}$) of 178 GHz and cut-off frequency ($f_t$) of 68 GHz as enhanced device features. Important figure of merits analysed and reported in the article include current gain ($\beta_{\text{H21}}$), transducer power gain ($G_{\text{TP}}$), unilateral transducer power gain ($G_{\text{UP}}$), maximum stable gain ($G_{\text{MS}}$), maximum available gain ($G_{\text{MAX}}$), transconductance ($g_m$), drain conductance ($g_d$), stem stability factor ($k$), available power gain ($G_{\text{AP}}$) and time delay ($\tau$) to assess microwave performance of proposed device. Extracted parameters are validated for consistency and accuracy with experimental results and found to be in close conformity.

REFERENCES


BIOGRAPHIES OF AUTHORS

Rahis Kumar Yadav, was born in Uttar Pradesh, India on 25 Nov 1967. He received AMIE degree in Electronics and Communication Engineering from “The Institution of Engineers (India)” in 1995 and M.Tech degree in Electronics Design and Technology from Tezpur University, Assam, India. He also completed PGDEVD from CDAC and CVCP from Cadence Design System. He served in IAF as an engineer and holds 10 years of experience as faculty of ECE. He has authored and published 9 research articles for peer reviewed journals and presented 6 articles in various conferences. His research interests include modeling and simulation of semiconductor devices, VLSI and embedded system design. He is life corporate member of “The Institution of Engineers (India)” and life member of ISTE.

Pankaj Pathak, was born in India. He received B.Sc.Physics and M.Sc. Physics specialization in electronics, all from Rohilkhand University, India in 1992 and 1994 respectively. He received his Ph.D. degree in electronic Science from University of Delhi in 2000. He also completed a postgraduate level course from Institution of Electronics & Telecommunication Engineers, Delhi. He is currently Director (R&D) with Kadenza Infosolutions Pvt. Ltd., and adjunct faculty in school of engineering and technology, Sharda University. He is life corporate member of IETE and member of Semiconductor Society of India. His research interests include semiconductor devices, wireless communication & microwave systems, VLSI and embedded system design. He has authored nine research papers in international journals, conferences and had two patents in IT industry.

R M Mehra, was born in New Delhi on January 17, 1945. He received B.Sc., M.Sc. and Ph.D. in Physics from University of Delhi, India in 1965, 1967 and 1973, won JSPS Fellowship. He has 38 years of academics and research experience with department of electronic science, University of Delhi, India. He has Supervised 42 Ph. D. research scholars and published 172 research papers in SCI journals with more than 2000 citations with h-index 24 (SCOPUS). His area of interest is electronic materials and devices. Currently, he is Chief Editor of Invertis Journal of Renewable Energy, Journal of Scientific and Technology Research, Sharda University and member of Advisory Editorial Board of Materials Science, Poland. He executed more than 16 research projects sponsored by national (DRDO, UGC, DST, CSIR, MNRE, IUAC) and international (NSF, USA & JSPS, Japan) agencies.